Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Microcomputer-with-internal-selection-of-on-chip-or-off-chip-access

 Adaptive system for controlling noise generated by or emanating from a primary noise source
Accordingly, a primary goal of the present invention is to provide noise control methods and ...


 Wavenumber-adaptive control of sound radiation from structures using a `virtual` microphone array method
The principle underlying the ASAC method of the present invention is to estimate the spatial ...


 Method for storing serial data on a recording carrier
In accordance with the principles of the present invention, a simple and quick method for editing ...


 Data transmission method and device
The present invention overcomes the above drawbacks by providing a data transmission method capable ...


 Postage meter with keyboard keys used for changing operating constants
In a postage meter having means for printing postage, means for displaying numerical values, means ...


 Current sharing modular power system
A block diagram of the current sharing modular power system of the present invention is ...


 Power supply with multiple outputs and load balancing
OF THE INVENTION With reference to FIG. 3, a prior art power supply connects in parallel the ...


 Function test evaluation apparatus for evaluating a function test of a logic circuit
Accordingly, an object of the invention is to provide a function test evaluation apparatus for ...


 Graphic communication apparatus
What is claimed is: 1. Graphic communication apparatus, comprising, in combination: a writing ...


 Electronic blackboard apparatus
Accordingly, a primary object of the present invention is to provide an electronic blackboard ...


 Microcomputer with internal selection of on-chip or off-chip access

Details
Inventors: Bellay, Jeffrey D.; McDonough, Kevin C.; Patrick, Michael W.;
Assignee: Texas Instruments Incorporated (Dallas, TX)
Primary Examiner:
Assistant Examiner:
Attorney, Agent or Firm:

A microcomputer device contains a CPU with an arithmetic/logic unit and data/address registers on a single semiconductor integrated circuit having on-chip macrocode and microcode storage. In the normal single-chip operation mode, a macrocode word is fethched from on-chip ROM and stored in an instruction register in the CPU, then a sequence of microcode words is fetched from the microcode store based on this macrocode word. In another mode, such as used for self-test employing a check-code, the device loads macrocode from external into on-chip RAM then executes from RAM to perform the desired routine, switching modes of operation.

DETAILED DESCRIPTION In accordance with an embodiment of the invention, a microcomputer device contains a CPU with an arithmetic/logic unit and data/address registers on a single semiconductor integrated circuit having on-chip macrocode and microcode storage.
In the normal single-chip operation mode, a macrocode word is fetched from on-chip ROM and stored in an instruction register in the CPU, then a sequence of microcode words is fetched from the microcode store based on this macrocode word.
In another mode, such as used for self-test employing a check-code, the device loads macrocode from external into on-chip RAM then executes from RAM to perform the desired routine, switching modes of operation.



Related patents
  High-speed instruction control for vector processors with remapping
Having thus described the invention, what is claimed is: 1. An instruction flow control system for a main processor for processing mapped and remapped instructions, ...
  Pipeline circuit
An object of the present invention is to provide a pipeline circuit which can improve the performance of a CPU without drastically increasing an amount of hardware and ...
  Data encoding method and system employing two-thirds code rate with full word look-ahead
OF A PREFERRED EMBODIMENT Before describing the embodiment of the invention in conjunction with the accompanying drawings, the conceptual basis underlying the invention ...
  Synchronization-promoting data coding method
This invention pertains to a method of run-length-limited encoding. More particularly, it pertains to such a method for encoding a string of binary bits which includes a ...
  Modulator circuit for a recording for a digital recording medium
It is an object of the present invention to provide a modulator circuit which is reduced in scale so that it can be incorporated into a large scale integrated circuit. I...
  Semiconductor memory device including read only memory element for storing fixed information
The present invention was made to resolve the above-mentioned problem and has as its object the reliable prevention of erasure by ultraviolet light of fixed information, ...
  Apparatus and method for optimal error correcting code to parity conversion
The present invention provides a computer system having ECC memory and a parity checked system data bus. The computer system includes means for operatively coupling ECC ...
  Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction
The invention provides a new processor for use in a digital data processing system. The processor includes a circuit which generates control signals controlling the ...
  Apparatus for monitoring two electric quantities by combining three consecutive samples of each quantity
What is claimed is: 1. Apparatus for monitoring a variable derived from a first substantially sinusoidal electric quantity having a first period and a second ...
  Long wavelength acoustic flowmeter
It is, therefore, an object of the present invention to provide an instrument capable of accurately mesuring the average flow velocity or volume flowrate of an arbitrary ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved