|
|
Apparatus and method for decreasing the access time to non-cacheable address space in a computer system
We claim: 1. In a computer system having at least one CPU, a memory, at least one cache capable of containing only certain selected information coupled to the CPU, and a ...
|
|
|
Device for measuring blood pressure
The present invention provides a simple, reliable system for use in measuring blood pressure which is compact and inexpensive. A vibrating pump powered by a special coil ...
|
|
|
Electronic matrix board game apparatus and method
Briefly, in accordance with the game apparatus and method of the present invention a matrix of twenty-five light-emitting diodes (LED's) is provided and two sets of push ...
|
|
|
Stacked seal with improved manufacture
The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows: 1. For use in a bearing having a pair of radially spaced ...
|
|
|
Apparatus and method for displaying electrical activity generated within a living body
The present invention is directed in its broadest terms to an apparatus and method for displaying electrical activity generated within a living body. In accordance with ...
|
|
|
Memory cell with separate read and write paths and clamping transistors
What is claimed is: 1. A random access memory circuit of the type having a plurality of memory cells and a main word line for providing a variable voltage which ...
|
|
|
Reciprocating rod pump seal assembly
These and other objects are attained in accordance with the concepts of the present invention through the provision of a combination stuffing box and pressure ...
|
|
|
Improved system of resolving conflicting data processing memory access requests
A request arbitration device is provided for prioritizing requests in a data processing system. A series of requests may arrive at the arbitration device at differing ...
|
|
|
Dynamic address mapping for conflict-free vector access
The primary object of the invention is to provide a method of conflict-free access to parallel memory modules in a vector processing system. Another object of the ...
|
|
|
Main storage access priority control system that checks bus conflict condition and logical storage busy condition at different clock cycles
It is an object of the present invention to provide an improved access priority control system for a main storage for a computer in which the delay time in a priority ...
|