Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Obtaining-access-to-a-two-dimensional-portion-of-a-digital-picture-signal

 Apparatus for formatting a digital signal to include multiple time stamps for system synchronization
The present invention relates to a system and apparatus for inserting differential time codes or ...


 Synchronization and error detection in a packetized data stream
In accordance with the present invention, a method is provided for achieving synchronization and ...


 Liquid crystal display and a manufacturing method thereof
It is a primary object of the present invention to provide a liquid crystal display to which ...


 Method and apparatus for dynamic detection and routing of non-uniform traffic in parallel buffered multistage interconnection networks
It is therefore an object of the present invention to provide a multistage processor-memory ...


 Method and apparatus for creating a multiprocessor verification environment
This invention relates to a method and apparatus for creating a multiprocessor verification ...


 Asynchronous sample pulse generator
These and other problems are resolved in accordance with the inventive principles to be described ...


 Data synchronization
OF THE PREFERRED EMBODIMENT Referring now in detail to FIGS. 1 and 2, FIG. 1 shows the ...


 Therapeutic subliminal imaging system
The invention relates to portable systems for implementing behavior modification therapy wherein a ...


 Trinary bus communication system
This invention presents a method and means of electrically communicating trinary digital ...


 High speed data transfer over twisted pair cabling
In accordance with the teachings of the present invention, a method is provided for transmitting ...


 Obtaining access to a two-dimensional portion of a digital picture signal

Details
Inventors: Virtue, Peter J.; Keating, Stephen M.; Hedley, David J.;
Assignee: Sony Corporation (Tokyo, JP)
Primary Examiner: Moore; David K.
Assistant Examiner: Jung; Yon
Attorney, Agent or Firm:

Access to a two-dimensional (2-D) portion of a digital picture signal, the signal being made of a plurality of digital words representing respective pixels (P) when, when arranged in a 2-D array, make up the picture, is achieved as follows. The words are allocated into groups such that the pixels (P) represented by the words of each group make up a 2-D area (T0, T1, etc.) of the picture having a shape and size which is the same for all of the groups, the shape being such that the areas tessellate with one another to constitute at least part of the picture. Each word is stored in one of a plurality of memories (M0 to M15), the number of which is equal to the number of pixels (P) in the 2-D area (T0, T1, etc.), such that, for each pixel position in the area, the words from all of the groups representing the pixels having that pixel position in the area are stored in a respective one of the memories. Then, a set of the stored words which represent a set of pixels are read in parallel. The pixels of the set are so positioned relative to one another as to constitute at least some of the pixels (P0 to P15) of a 2-D portion of the picture which is of the same size and shape as the above-mentioned 2-D area (T0, T1, etc.) whereby, even if the pixels of the set are located in different ones of the 2-D areas, the words representing the pixels (P0 to P15) of the set are each stored in a respective different one of the memories (M0 to M15) so that they can be read in parallel.

DETAILED DESCRIPTION The invention provides a method of obtaining access to a two-dimensional portion of a digital picture signal, which signal comprises a plurality of digital words representing respective pixels which, when arranged in a two-dimensional array, make up the picture.
The method comprises allocating the digital words of the signal into groups such that the pixels represented by the words of each group make up a two-dimensional area of the picture having a shape and size which is the same for all of the groups, such shape being such that the above-mentioned areas of the same shape and size tessellate with one another to constitute at least part of the picture.
Each digital word is stored in one of a plurality of memory devices, the number of memory devices being equal to the number of pixels in the above-mentioned area, such that, for each pixel position in that area, the digital words from all of the groups representing the pixels having that pixel position in the area are stored in a respective one of the memory devices.
Then, a set of the stored digital words which represent a set of pixels are read in parallel, the pixels of the set being so positioned relative to one another as to constitute at least some of the pixels of a two-dimensional portion of the picture which is of the same shape and size as said two-dimensional area of the picture whereby, even if the pixels of the set are located in different ones of said areas, the words representing the pixels of the set are each stored in a respective different one of the memory devices so that they can in fact be read in parallel.
Thus, parallel access can readily be achieved.
In many applications, the set of pixels consists of all of the pixels of the said two-dimensional portion of the picture.
That is to say, all of the pixels of said portion are read in parallel.
It is, however, possible for the set of pixels to comprise some only of the pixels of said portion, for example selected mutually spaced ones of the pixels of the portion or adjacent ones of the pixels of the portion that make up a two-dimensional section of the picture that falls wholly within the portion



Related patents
  Devices, systems and methods for accessing data using a pixel preferred data organization
According to the invention, a processing system is provided operating on data words each having at least first and second portions. The processing system includes a ...
  Technique for accessing and refreshing memory locations within electronic storage devices which need to be refreshed with minimum power consumption
This and additional objectives are accomplished by the various aspects of the present invention, wherein, briefly, according to a principle aspect, memory locations ...
  Display apparatus
The present invention has been attempted to solve the above-described problems, and therefore, has an object to provide a display apparatus capable of increasing the ...
  Video timing and display ID generator
The invention provides an improved video timing generator and display ID generator that function at high pixel clock rates using readily available random access memory. T...
  Digital recorder for processing in parallel data stored in multiple tracks
It is therefore an object of the present invention to provide a digital recorder which is designed to suppress the large-scale hardware structure and reduce the load of ...
  System for executing, canceling, or suspending a DMA transfer based upon internal priority comparison between a DMA transfer and an interrupt request
An object of the present invention is to provide a data processing device capable of shortening the processing time for stopping the DMA transfer, by stopping the DMA ...
  Photographic order matching method and apparatus
In accordance with the foregoing objects the invention contemplates an apparatus in which corresponding identifying codes are provided on an order envelope and ...
  Circuitry for transferring data from a data bus and temporary register into a plurality of input registers on clock edges
In accordance with the present invention, a floating point processor is provided which substantially eliminates or prevents the disadvantages and problems associated ...
  Branch prediction and resolution apparatus for a superscalar computer processor
The present invention provides an apparatus and method for improving the performance of superscalar pipelined computers using branch prediction. The described embodiment ...
  Compressed Instruction format for use in a VLIW processor
OF THE PREFERRED EMBODIMENT FIG. 1a shows the general structure of a processor according to the invention. A microprocessor according to the invention includes a CPU 102...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved