Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Semiconductor-memory-device-with-reduced-inter-band-tunnel-current

 Method of reading digital data on magnetic tape
I have hereby invented how to read digital data written in the standard format on a magnetic tape, ...


 Method and apparatus for synchronizing disk drive requests within a disk array
There is provided, in accordance with the present invention, a method and apparatus for generating ...


 Method and apparatus for an enhanced computer system interface
It is therefore an object of the present invention to provide an improved interface, based in part ...


 Data processing device having an expandable address space
In the aforementioned CPU, however, the address register has a length of 16 bits, and the memory to ...


 Single-chip mircocomputer with clock-signal switching function which can disable a high-speed oscillator to reduce power consumption
It is, therefore, an object of the present invention to overcome the problem existing in the ...


 Apparatus and method for reading helically recorded tracks and rereading tracks as necessary
OF THE DRAWINGS A helical-scan drive system 10 for recording on and reading magnetic tape 12 is ...


 Tri-statable bus with apparatus to drive bus line to first level and then second level for predetermined time before turning off
An improved high speed bus with virtual memory capability is disclosed. The bus has particular ...


 Method of compactly storing digital data
This invention provides a method of storing digital data in a compact manner which includes the ...


 Method, device and microprocessor for selectively compressing video frames of a motion compensated prediction-based video codec
OF A PREFERRED EMBODIMENT A video sequence consists of individual images, or frames, of video data ...


 Bus control for small computer system interface with transfer indication preceding final word transfer and buffer empty indication preceding receipt acknowledgement
Accordingly, it is an object of the present invention to provide a SCSI bus control which has ...


 Semiconductor memory device with reduced inter-band tunnel current

Details
Inventors: Eto, Satoshi;
Assignee: Fujitsu Limited (Kanagawa, JP)
Primary Examiner: Mai; Son
Assistant Examiner:
Attorney, Agent or Firm: Nikaido Marmelstein Murray & Oram LLP

A semiconductor memory device includes word drivers for selectively activating word lines with respect to memory cells. The semiconductor memory device further includes a control unit for controlling a gate voltage of transistors in the word drivers so as to reduce inter-band tunnel currents of the transistors.

DETAILED DESCRIPTION Accordingly, it is a general object of the present invention to provide a semiconductor memory device which can satisfy the need described above.
It is another and more specific object of the present invention to provide a semiconductor memory device which can suppress an inter-band tunnel current in word drivers for driving word-selection lines so as to reduce a consumed current during the standby-condition period.
In order to achieve the above objects according to the present invention, a semiconductor memory device includes word drivers for selectively activating word lines with respect to memory cells, and a control unit for controlling a gate voltage of transistors in the word drivers so as to reduce inter-band tunnel currents of the transistors.
In the semiconductor memory device described above, the control unit is provided in order to control the gate voltage of the transistors in the word drivers, so that the inter-band tunnel currents of the transistors can be controlled and reduced.
By effecting this reduction in a standby condition, current consumption during the standby-condition period can be suppressed.
According to one embodiment of the present invention, the word drivers are grouped into a plurality of groups, and the control unit separately controls each of the groups.
Because of this, appropriate control can be individually introduced to each of the groups.
According to another embodiment of the present invention, a plurality of memory blocks, which are comprised of the memory cells, are provided, and the control unit separately controls each of the memory blocks.
This makes it possible that the inter-band tunnel currents are controlled with respect to each memory block.
According to an embodiment of the present invention, the control unit controls the memory blocks differently between selected memory blocks selected for data input/output and unselected memory blocks other than the selected memory blocks, and the inter-band tunnel currents are reduced with respect to the unselected memory blocks



Related patents
  Circuitry and method for addressing global array elements in a distributed memory, multiple processor computer
OF INVENTION FIG. 2 illustrates in block diagram form a distributed memory computer 20, which implements the global addressing scheme of the present invention. As will ...
  Methods for diagnosing malfunctions in a disk drive
The present invention concerns methods used in disk drives for diagnosing malfunctions in the path by which data passes to and from the disk. The disk drive in which the ...
  Gate array with bidirectional symmetry
The invention is an improvement in a CMOS gate array comprising a plurality of core cells. The core cells each include at least one P-type device and at least one N-type ...
  Multiprocessor systems having distributed shared resources and deadlock prevention
FIG. 1 shows in block diagram a multiprocessor system in accordance with the present invention. The system comprises a plurality (for instance four) of central ...
  Split bus multiprocessing system with data transfer between main memory and caches using interleaving of sub-operations on sub-busses
It is therefore an object of the present invention to provide an improved data processing system. It is another object of the present invention to provide an improved ...
  Memory access control circuit with automatic access mode determination circuitry with read-modify-write and write-per-bit operations
Therefore, an object of the present invention is to provide a memory access control circuit which determines an optimum memory access mode and performs the determined ...
  Data driven information processing system using address translation table to keep coherent cache and main memories and permitting parallel readings and writings
Therefore, an object of the present invention is to provide a data driven information processing system allowing accurate read/write from and to the memory at high speed ...
  Cache memory having a read-modify-write operation and simultaneous burst read and write operations and a method therefor
Accordingly, there is provided, in one form, a cache memory having a plurality of memory cells, a word line decoding circuit, and column decoding logic. The word line ...
  Apparatus and method for providing a transparent disk drive back-up
OF THE PREFERRED EMBODIMENT Having summarized various aspects of the present invention, reference will now be made in detail to the description of the invention as ...
  Method for preventing unauthorized modification of data in a device with a nonvolatile memory
It is accordingly an object of the invention to provide a method for preventing unauthorized data modification in a device with a nonvolatile memory, which overcomes the ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved