 Multiprocessor systems having distributed shared resources and deadlock prevention |
| FIG. 1 shows in block diagram a multiprocessor system in accordance with the present invention. T... |
|
| Apparatus and method for providing a transparent disk drive back-up |
| OF THE PREFERRED EMBODIMENT Having summarized various aspects of the present invention, reference ... |
|
| Method for preventing unauthorized modification of data in a device with a nonvolatile memory |
| It is accordingly an object of the invention to provide a method for preventing unauthorized data ... |
|
| Method of reading digital data on magnetic tape |
| I have hereby invented how to read digital data written in the standard format on a magnetic tape, ... |
|
| Method and apparatus for synchronizing disk drive requests within a disk array |
| There is provided, in accordance with the present invention, a method and apparatus for generating ... |
|
| Method and apparatus for an enhanced computer system interface |
| It is therefore an object of the present invention to provide an improved interface, based in part ... |
|
|
Semiconductor memory having subarrays and partial word lines
| Details |
Inventors: Wiedmann, Siegfried K.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Hecker; Stuart N.
Assistant Examiner: Gossage; Glenn A.
Attorney, Agent or Firm: Ellis; William T.
A memory structure for very large memory arrays on a chip is described where the memory array is divided into a number of subarrays. The subarrays are controlled via common word decoders and subarray decoders. The word lines of the individual subarrays are individually selectable through word line switches, and the bit lines of the subarrays are applied directly to a common line system, and interconnected in such a manner that the peripheral circuits, e.g. the data input and output circuits, can be arranged in practically any free location on the chip. |
|
DETAILED DESCRIPTION I claim: 1.
A semiconductor array memory comprising a plurality of selectable subarrays arranged on a chip having a common decoder, common read lines and common write lines, data input and output circuits and word lines, said word lines being divided into several partial word lines, each partial word line line being connected to a word switch, all word switches of a word line being selected and controlled via at least one word control line, each subarray comprising a matrix of memory cells arranged in word line rows and bit line columns, characterized in that said bit line columns of the same bit value of all subarrays in the semiconductor memory are coupled via read transistors to said common read lines and via write transistors to said common write lines, said common read lines and common write lines also being directly connected to said data input and output circuits, said read transistors isolating said common read lines from said bit line columns of unselected subarrays.
2.
A semiconductor memory as claimed in claim 1, and further including selection control lines characterized in that said subarrays are connected via said selective control lines to said decoder.
3.
A semiconductor array memory comprising a plruality of selectable subarrays arranged on a chip having a common decoder, a plurality of combined common read and write lines, data input and output circuits and word lines, said word lines being divided into several partial word lines, each partial word line being connected to a word switch, all word switches of a word line being selected and controlled via at least one word control line, each subarray comprising a matrix of memory cells arranged in word line rows and bit line columns, characterized in that said bit line columns of the same bit value of all subarrays in the semiconductor memory are coupled via switching means to a respective one of said combined common read and write lines, said switching means operating to isolate said combined common read and write lines from said bit line columns of unselected subarrays, said conbined common read and write lines also being directly connected to said data input and output circuits
|
| Related patents |
|
|
Flat-cell read-only-memory integrated circuit
OF THE PREFERRED EMBODIMENT A detailed description of the preferred embodiments of the present invention is described with reference to FIGS. 1-8. FIGS. 1-3 illustrate ...
|
|
|
Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like
In accordance with the illustrated embodiments, the present invention provides a data available interrupt circuit with a variable threshold for reading data from a ...
|
|
|
Apparatus for programmable circuit and signal switching
We claim: 1. A programmable interconnect device for routing signals between signal ports in response to data from an external controller, the device comprising: switch ...
|
|
|
Semiconductor memory device having hierarchical bit line structure employing improved bit line precharging system
Accordingly, a first object of the present invention is to provide a semiconductor memory device of a hierarchical bit line structure having a high read rate. Another ...
|
|
|
Dram core refresh with reduced spike current
The present invention makes multibank refresh more practical by varying the current profile for the row sense and/or row precharge currents during a refresh operation, ...
|
|
|
Shape memory alloy optical fiber switch
In FIG. 1, a switch is shown as a double pole switch. That is, two sets of fibers are switched and released at the same time. However, this is not a limitation of the ...
|
|
|
Semiconductor memory device with reduced inter-band tunnel current
Accordingly, it is a general object of the present invention to provide a semiconductor memory device which can satisfy the need described above. It is another and more ...
|
|
|
Circuitry and method for addressing global array elements in a distributed memory, multiple processor computer
OF INVENTION FIG. 2 illustrates in block diagram form a distributed memory computer 20, which implements the global addressing scheme of the present invention. As will ...
|
|
|
Methods for diagnosing malfunctions in a disk drive
The present invention concerns methods used in disk drives for diagnosing malfunctions in the path by which data passes to and from the disk. The disk drive in which the ...
|
|
|
Gate array with bidirectional symmetry
The invention is an improvement in a CMOS gate array comprising a plurality of core cells. The core cells each include at least one P-type device and at least one N-type ...
|
|
|
I/O Systems 
