Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Serial-data-receiving-device-having-a-memory-for-storing-a-reception-permit-signal-which-enable-or-disable-the-device-from-hand-shaking-with-the-transmitting-device

 Synchronous semiconductor memory device
The principal object of the present invention is to provide a synchronous semiconductor memory ...


 Memory device with multiple internal banks and staggered command execution
According to the present invention, a memory device has an array of memory cells arranged in a ...


 Synchronous semiconductor memory device operable in a plurality of data write operation modes
An object of the invention is to provide an SDRAM which allows easy adjustment of an internal data ...


 Latched type clock synchronizer with additional 180.degree.-phase shift clock
An object of this invention is to provide an internal clock circuit in an integrated circuit that ...


 Programmable bit line drive modes for memory arrays
Accordingly, it is an object of the present invention to provide an improved memory array. It is a ...


 Serial bus interface capable of transferring data in different formats
Accordingly, it is an object of the present invention to provide a serial bus interface which has ...


 Data transmitting method
It is a primary object of the invention to solve the above problems and present a faster data ...


 Self timed interface
An object of this invention is the provision of a cost effective bus data transfer system that can ...


 Digital phase-lock loop control system
It is an object of this invention to implement a PLL function. It is also an object of this ...


 Data output buffer of a semiconducter memory device
It is therefore object of the present invention to provide a semiconductor memory device capable of ...


 Serial data receiving device having a memory for storing a reception permit signal which enable or disable the device from hand-shaking with the transmitting device

Details
Inventors: Suzuki, Katsunori;
Assignee: Mitsubishi Denki Kabushiki Kaisha (Tokyo, JP)
Primary Examiner: Lee; Thomas C.
Assistant Examiner: Huang; Po C.
Attorney, Agent or Firm: Lowe, Price, LeBlanc & Becker

A serial data receiving device comprises a first memory means for storing serial data while shifting the data bit by bit whenever receiving each one bit of the data and converting the serial data into parallel data when all the bits constituting the serial data are stored; a first detecting means for detecting the storage of all the bits constituting the serial data in the first memory means, a second memory means for storing a signal allowing the serial data to be received in accordance with the detection result by the first detecting means, and a first control means for controlling the reception of the serial data (outputting a hand-shake signal or transfer clock, for example) in accordance with the stored contents in the second memory means. A serial data transfer apparatus is equipped with the serial data receiving device, wherein the receiving device controls the transfer of the serial data.

DETAILED DESCRIPTION The present invention has been devised to solve the problems discussed above, and a principal object of the present invention is to provide a serial data transfer apparatus in which a receiving device controls the transmission of data in accordance with the conditions of the data reception thereof thereby to forcibly suspend the delivery for every serial data while a programmed operation of the device is not forced to stop.
And it is to provide a serial data receiving device having a function for controlling the transmission of data.
According to one aspect of the present invention, a serial data receiving device includes a first memory means which stores serial data after shifting the data bit by bit every time one bit of the data is inputted thereto and converts the serial data into parallel data when all the bits constituting the serial data are stored, a first detecting means which detects that all the bits of the serial data are stored in the first memory means, and a first control means which controls the reception of the serial data in accordance with the detection result by the first detecting means, thereby to control the transfer of the serial data.
The first control means is a first signal generating means which generates, for examples, a signal for hand-shaking with a transmitting device.
In the case where the receiving device is so constituted that, the first control means includes a second signal generating means which generates a transfer clock for transferring the serial data, the receiving device can receive the serial data synchronously with the transfer clock.
The detection result of the first detecting means may be sent to the first control means in a construction as follows.
A second memory means is additionally provided to store a reception permit signal for the serial data, which is set or reset in accordance with the detection result by the first detecting means, so that the first control means controls the reception of the serial data in accordance with stored contents in the second memory means



Related patents
  Data output buffer control circuit of a synchronous semiconductor memory device
It is, therefore, an object of the present invention to enable a data output buffer control apparatus of a synchronous semiconductor memory device to operate in ...
  Self-regulating clock generator
The invention therefore provides a clock generator for providing an output clock signal for clocking a microprocessor having first and second speed paths requiring first ...
  Data processor having wait state control unit
Therefore, an object of the present invention is to provide a data processor having an improved wait state control circuit. Another object of the present invention is to ...
  Multiple mode memory module
OF THE INVENTION Referring first to FIG. 1 there is shown in block diagram form a portion of an information processing system 10. System 10 includes a system bus 12 ...
  System for loading initial program loader routine into secondary computer without bootstrap ROM
What is claimed is: 1. Circuit apparatus for executing an initial program loader routine from a secondary computer connected via a shared random-access volatile memory ...
  Reversible computer apparatus and methods of constructing and utilizing same
The invention provides a reversible computer apparatus capable of executing instructions in both a forward execution mode and a reverse execution mode, and includes a ...
  Full duplex buffer management and apparatus
The present invention provides for a buffer management system to dynamically allocate priority between two buffer memories, a receive memory and a transmit memory, when ...
  Dynamic storage synchronizer using variable oscillator and FIFO buffer
The present invention adds a variable rate oscillator and a FIFO buffer to a dynamic storage subsystem based upon CCD or an analogous technology. The rate at which the ...
  Token-based serialisation of instructions in a multiprocessor system
It is the task of the invention to provide a process for the serialisation of instructions in a multiprocessor system. In this case, the need to serialise specified ...
  Method and apparatus for transferring data in parallel from a smaller to a larger register
OF THE DRAWING Referring to FIG. 1, there is provided in a prior known apparatus for transferring data in parallel from a smaller to a larger register designated ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved