Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems System-and-method-for-checking-bits-in-a-buffer-with-multiple-entries

 Master-target based arbitration priority
The problems outlined above are in large part solved by a remote communication system of the ...


 Single chip remote access processor
The single chip integrated remote access processor of the present invention has a plurality of ...


 Method and system for supporting non-deterministic burst lengths in a memory system employing extended data out(EDO)DRAM
The problems outlined above are in large part solved by a computer memory system in accordance with ...


 Method and system for dynamically assigning addresses to an input/output device
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying ...


 Unstable data recognition circuit for dual threshold synchronous data
The present invention is a circuit that allows digital data acquisition instruments to recognize ...


 Automatic pin circuitry shutoff for an integrated circuit
In accordance with the preferred embodiment of the present invention, a method and circuitry is ...


 Input level detection circuit
According to one aspect of the present invention, an apparatus for activating a logic device when ...


 Stack caching method with overflow/underflow control using pointers
Accordingly, the present invention provides a stack management unit including a stack cache to ...


 Image recording device
It is a principal object of the present invention to provide an image recording device capable of ...


 Image recording apparatus having a small-capacity frame memory and an image recording method
Accordingly, it is a primary object of the present invention to provide an image recording method ...


 System and method for checking bits in a buffer with multiple entries

Details
Inventors: Jin, Daming; Fischer, Timothy C.;
Assignee: Hewlett-Packard Development Company, L.P. (Houston, TX)
Primary Examiner: Shin; Christopher B.
Assistant Examiner:
Attorney, Agent or Firm:

A computer hardware system is disclosed for determining during a single clock cycle whether a data buffer having a plurality of entries can accept additional data. The system has multiple stages, having one or more adders/encoders that process the data buffer entries' valid bits in parallel. Groups of entries are associated with first-stage adders/encoders. Valid bits and their complements for entries in each group are received into multiple first-stage adders that compute and output encoded values indicating the number of available entries within each group, or first-stage totals. The adders also encode the first-stage totals such that a saturated count corresponds to a pre-charged state of the first-stage adder. The first-stage totals are then sent to additional stages having adders/encoders that are substantially the same as the first-stage adders/encoders. The additional-stage adders combine the encoded totals from prior stages and determine whether the buffer has available entries.

DETAILED DESCRIPTION FIG.
1 shows a computer system 100 having a processor 110, also referred to herein as a controller 110, a cache array 120, and a data buffer 130.
In use, the controller 110 receives data inputs S0, S1.
As used herein, "data input" refers to any portion of the controller 110 capable of receiving data to be processed.
The controller 110 attempts to store the data in the cache array 120 for processing.
If the cache array 120 is full or otherwise inaccessible, then the controller 110 attempts to store the input data in the data buffer 130.
The data buffer 130 has a plurality of entries, or slots, for storing incoming data.
Entries in the data buffer 130 may be accessed randomly, in that data may be stored to any open slot rather than to slots in a particular order.
For example, a data buffer 130 may use an address pointer (not shown) that sweeps through the entries to store data in a slot.
In one embodiment, the data buffer 130 has a data field 140 that stores the data, and a valid bit 150 corresponding to each data entry.
In one embodiment, the data buffer 130 may have 24 entries numbered 0 through 23.
When data is written to the data buffer 130, the valid bit 150 is set for the respective data field 140, indicating that data is stored in the data field 140.
The controller 110 may be instructed to write only to those entries in the data buffer 130 that are empty, as indicated by a cleared valid bit 150.
When space becomes available in the cache array 120, the controller 110 removes data from a data entry in the data buffer 130 and stores it to the cache array 120.
When the data is removed from the data buffer 130, the valid bit 150 corresponding to the removed data is reset, indicating that the particular data entry may be overwritten.
In the embodiment shown, the controller 110 receives two data inputs S0, S1.
One or both of these inputs may receive data at a given moment.
Therefore, in order to receive data on the inputs S0, S1, the data buffer 130 must have at least two available entries



Related patents
  Control circuitry for data transfer in an advanced data link controller
The increased use of Bit-Oriented-Protocols has resulted in a need for a low-cost, high speed LSI chip that can accommodate the three major BOP protocols. It is also an ...
  Enhanced network services using a subnetwork of communicating processors
The invention provides a method and system for providing enhanced services for a network, using a subnetwork of communicating processors. The enhanced services use ...
  System and method for providing television services
The present invention provides an approach for viewer-friendly and virtually instantaneous transitioning from a first analog based television program to a second program,...
  System for controlling an internally-installed cache memory
An object of the present invention is to maintain consistency between a main memory and an internally-installed cache even when the portion of the logical address other ...
  Record track identification and following
It is therefore an object of the present invention to provide an improved servo sector pattern in a flexible disc memory wherein the addresses of the record tracks is ...
  Servo control apparatus
OF THE PREFERRED EMBODIMENT FIG. 1 illustrates a data storage medium 10 and a servo control apparatus or circuit 12 for use in relation to the storage medium 10. While ...
  Sterile back surgical gown with anchored belt pouch
It is the general object of this invention to provide an improved back belt arrangement in which the protective pouch for the belt end is releasably anchored to the ...
  Apparatus for reproducing digital data
Therefore an object of the present invention resides in providing an improved digital data reproducing apparatus which eliminates the drawbacks mentioned above. And ...
  Real time digital signal processor idle indicator
OF THE DRAWINGS FIG. 1 is a schematic block diagram of the presently preferred exemplary embodiment of a digital signal processing system 10 in accordance with the ...
  Methods and system for using multi-block bursts in half duplex subscriber unit transmissions
The present invention fulfills this need by providing a wireless communications system comprising a half-duplex subscriber unit for transmitting at least two successive ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved