 Long wavelength acoustic flowmeter |
| It is, therefore, an object of the present invention to provide an instrument capable of accurately ... |
|
| Adaptive system for controlling noise generated by or emanating from a primary noise source |
| Accordingly, a primary goal of the present invention is to provide noise control methods and ... |
|
| Method for storing serial data on a recording carrier |
| In accordance with the principles of the present invention, a simple and quick method for editing ... |
|
| Data transmission method and device |
| The present invention overcomes the above drawbacks by providing a data transmission method capable ... |
|
| Postage meter with keyboard keys used for changing operating constants |
| In a postage meter having means for printing postage, means for displaying numerical values, means ... |
|
| Current sharing modular power system |
| A block diagram of the current sharing modular power system of the present invention is ... |
|
| Power supply with multiple outputs and load balancing |
| OF THE INVENTION With reference to FIG. 3, a prior art power supply connects in parallel the ... |
|
| Function test evaluation apparatus for evaluating a function test of a logic circuit |
| Accordingly, an object of the invention is to provide a function test evaluation apparatus for ... |
|
| Graphic communication apparatus |
| What is claimed is: 1. Graphic communication apparatus, comprising, in combination: a writing ... |
|
|
Two-level control store for microprogrammed data processor
| Details |
Inventors: Gunter, Thomas G.; Tredennick, Harry L.;
Assignee: Motorola, Inc. (Schaumburg, IL)
Primary Examiner: Zache; Raulfe B.
Assistant Examiner:
Attorney, Agent or Firm: Sarli, Jr.; Anthony J., Van Myers; Jeffrey, King; Robert L.
A data processor having an execution unit and which includes a control means having a first and a second control store. The control means has an input for receiving a control store address. In response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address. Also, in response to the received control store address, the second control store supplies control information at a second output for controlling the execution unit. The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address. In a preferred embodiment, the control store address is received by both the input of the first control store and the input of the second control store. Each control word in the first control store has a unique control store address. However, a control word, in the second control store may be selected by many different control store addresses. |
|
DETAILED DESCRIPTION It is an object of the present invention to reduce the time required to design an LSI data processor.
It is also an object of the present invention to reduce the circuit complexity and simplify the layout of an LSI data processor.
It is a further object of the present invention to provide an LSI data processor which provides an instruction set which may be easily modified or expanded.
It is also an object of the present invention to provide a microprogrammed data processor adapted to execute a wide variety of macroinstructions while minimizing the size of the microprogram control store.
These and other objects of the present invention are accomplished by providing a data processor having an execution unit and which includes a control means having a first and a second control store.
The control means has an input for receiving a control store address.
In response to the received control store address, the first control store provides sequencing information at a first output for selecting the next control store address.
Also in response to the received control store address, the second control store supplies control information at a second output for controlling the execution unit.
The data processor also includes means for receiving a macroinstruction and selection means responsive to the macroinstruction and to the sequencing information for generating the control store address.
In the preferred embodiment, the control store address is received by both the input of the first control store and the input of the second control store.
Each control word in the first control store has a unique control store address.
However, a control word in the second control store may be selected by many different control store addresses.
|
|
I/O Systems 
