 Black level clamping circuit including video output stage |
| Accordingly, the present invention has been developed with a view to substantially eliminating the ... |
|
| Equalizer for the correction of digital signals |
| I claim: 1. An equalizer for eliminating the effects of postcursor and precursor interference from ... |
|
| Phase jitter compensation arrangement using an adaptive IIR filter |
| In the transmitter section (not shown) of a modem, digital bits representative of information to ... |
|
| Adjacent channel interference canceller with means for minimizing intersymbol interference |
| What is claimed is: 1. A device for use in processing a device input signal carrying a digital ... |
|
| Phase adjustment circuit |
| What is claimed is: 1. A phase adjustment circuit comprising: an input terminal for inputting a ... |
|
| Receiver interference suppression system |
| Accordingly, it is an object of the present invention to provide an improved radio receiver which ... |
|
| Method and apparatus for digitally processing gamma pedestal and gain |
| What is claimed is: 1. A method of processing video signals, comprising: reading video signals; ... |
|
| Selectively enabled image signal processing circuit using recursive filtering |
| The present invention was made in view of the above facts, and an object of the present invention ... |
|
| Carrier chrominance signal processing circuit |
| Accordingly, a general object of the present invention is to provide a novel and useful carrier ... |
|
|
Visible light and near infrared imaging device
| Details |
Inventors: McCormack, Kent; Robinson, James E.; Knight, Jr., William M.; Dudley, Dana;
Assignee: Texas Instruments Incorporated (Dallas, TX)
Primary Examiner: Griffin; Robert L.
Assistant Examiner: Coles; Edward L.
Attorney, Agent or Firm: Grossman; Rene', Comfort; James T., Bandy; Alva H.
A visible light and near infrared imaging device is disclosed. The imaging device comprises X-Y addressing means, an array of opto-electronic semiconductor elements or cells, a multiplexer, a precharge switch, and an amplifier. The X-Y addressing means selectively addresses each cell of the array of opto-electronic semiconductor cells and corresponding multiplexer switch for connecting a reference voltage to each cell to charge each element to the reference voltage, then to isolate each element and vary its voltage in proportion to the intensity of the impinging light, and finally to read out selectively the voltage of each element to the amplifier for amplifying the electrical signals representative of the light intensity to a working level for processing into video signals. |
|
DETAILED DESCRIPTION What is claimed is: 1.
An imaging device comprising: an addressing means; an array of optoelectronic semiconductor elements selectively connected to the addressing means; a multiplexer connected to the array of optoelectronic semiconductor elements; a precharge means including a time controlled switch connected to the multiplexer; and an amplifier connected to the multiplexer, said array of optoelectronic semiconductor elements having its elements arranged for exposure to light emanating from a scene in the field of view for converting the light into electrical signals representative of the impinging light, and said precharge means, addressing means and multiplexer for alternately charging the elements of the array of optoelectronic semiconductor elements to a preselected voltage and connecting the electrical signals of the elements of the array of optoelectric semiconductor elements representing the intensity of light impinging thereon to the amplifier, said amplifier for amplifying the outputs of the array of optoelectronic semiconductor elements to a working level for processing into video signals for display.
2.
An imaging device according to claim 1 wherein the precharge means comprises a MOSFET switch having drain, gate, and source electrodes, said drain electrode for connection to a reference voltage, said source electrode connected to the multiplexer, and said gate connected to a timer for selectively energizing the MOSFET switch to apply the reference voltage to the multiplexer for selected application of the reference voltage to the array of photoelectronic semiconductor elements.
3.
An imaging device according to claim 1 wherein said addressing means comprises an X address circuit and a Y address circuit.
4.
An imaging device according to claim 2 wherein the array of optoelectric semiconductor elements has its elements arranged in rows and columns with the rows of elements connected to the Y address circuit and the columns of elements connected to the X address circuit
|
|
Image Analysis 
