Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home MEMS Method-for-manufacturing-group-III-V-compound-semiconductors

 Chemical vapor deposition of fluorocarbon polymer thin films
The invention overcomes limitations of prior deposition processes to enable production of ...


 Supercritical hydrogenation
What is claimed is: 1. A process for achieving selective hydrogenation of one or more functional ...


 Surface treatment
OF THE INVENTION The invention will now be further described by the preferred embodiments ...


 Method of coating a substrate in carbon dioxide with a carbon-dioxide insoluble material
OF THE INVENTION The invention will now be further described by the preferred embodiments ...


 Microdevice having interior cavity with high aspect ratio surface features and associated methods of manufacture and use
The present invention relates generally to three-dimensional forms having high aspect ratio ...


 Method for fabricating locally reinforced metallic microfeature
The exemplary methods described herein are differentiated from one another by the type and number ...


 Topcoat process to prevent image collapse
OF A PREFERRED EMBODIMENT Reference is made to the figure to illustrate selected embodiments and ...


 High pressure and high temperature reaction system
Embodiments of an apparatus and methods for mitigation of corrosion in a high pressure and high ...


 Method for manufacture of ultra-thin film capacitor
Broadly, according to the present invention, a suitable substrate is provided to which is applied a ...


 Photovoltaic-storage battery device
The invention contemplates elimination of the above problems, and its object is to provide a novel ...


 Method for manufacturing group III-V compound semiconductors

Details
Inventors: Sunakawa, Haruo; Usui, Akira;
Assignee: NEC Corporation (Tokyo, JP)
Primary Examiner: Nelms; David
Assistant Examiner: Tran; Mai-Huong
Attorney, Agent or Firm: Foley & Lardner

The Group III-V compound semiconductor manufacturing method which pertains to the present invention is a semiconductor manufacturing method employing epitaxy which comprises (a) a step in which growing areas are produced using a mask patterned on a substrate surface and (b) a step in which a Group III-V compound semiconductor layer is grown in the growing areas while forming facet structures. As epitaxy is continued, adjacent facet structures come into contact so that the surface of the semiconductor layer becomes planarized. Since lattice defects extend towards the facet structures, they do not extend towards the surface of the semiconductor layer. Accordingly, the number of lattice defects in the vicinity of the semiconductor layer surface is reduced.

DETAILED DESCRIPTION It is an object of the present invention to provide a formation method whereby creation of strain and defects in the substrate and epitaxial layer are minimized, even during epitaxy conducted using a hetero substrate which has a different lattice constant and thermal expansion coefficient, and which affords an epitaxial layer that resists cracking even where a thick film is grown.
In order to achieve the aforementioned object, the Group III-V compound semiconductor manufacturing method employing epitaxy which pertains to the present invention comprises a step in which growing areas are produced using a mask patterned on a semiconductor substrate surface; a step in which Group III-V compound semiconductor having a lattice constant and thermal expansion coefficient different from those of the substrate is grown in the growing areas; and a step in which the Group III-V compound semiconductor is grown in the growing areas while forming facet structures, covering the mask material together with the Group III-V compound semiconductor in the adjacent growing areas, and the facet structures are then buried to planarize the surface.
The method for manufacturing a Group III-V compound semiconductor which pertains to the present invention comprises, in a Group III-V compound semiconductor layer epitaxy process, a step wherein growing areas are produced using a mask patterned on a semiconductor substrate surface; a step in which Group III-V compound semiconductor having a lattice constant and thermal expansion coefficient different from those of the substrate is grown in the growing areas; and a step in which the Group III-V compound semiconductor is grown in the growing areas while forming facet structures, covering the mask material together with the Group III-V compound semiconductor in the adjacent growing areas, and the facet structures are then buried to planarize the surface, the above steps being conducted repeatedly on the planarized surface.
The method for manufacturing a Group III-V compound semiconductor which pertains to the present invention further involves forming a Group III-V compound semiconductor film 12 consisting of the same material as the Group III-V compound semiconductor layer grown in the growing areas, or one having a similar lattice constant and thermal expansion coefficient, and then forming growing areas formed by a patterned mask material



Related patents
  Bump style MEMS switch
In accordance with some embodiments of the present invention, a microelectromechanical system (MEMS) switch is formed which uses what may be called a bump configuration....
  Optical probe having a refractive index micro-lens and method of manufacturing the same
In view of the above identified problems, it is therefore an object of the present invention to provide an optical probe comprising a cantilever, a projection having a ...
  Pressure detecting device
Therefore, the present invention has been implemented in view of the foregoing problems, and has a first object to provide a pressure detecting device having a proper ...
  Base-soluble polyimide release layers for use in microlithographic processing
AND PREFERRED EMBODIMENTS The release layer compositions of the present invention are generally derived from the polyamic acid chemistry depicted at FIG. 7 but with ...
  Method of removing inorganic contamination by chemical alteration and extraction in a supercritical fluid media
In summary, one embodiment of the instant invention is a method which overcomes the problems involved with chemical modification of the ionic and neutral, light and ...
  System for measuring the solubility of solid compounds in supercritical fluids
A system according to the invention measures the solubility of solid compounds in supercritical fluids and notably in carbon dioxide or methane. It comprises a fluid ...
  Nonaqueous polymerization of fluoromonomers
OF THE INVENTION As used herein, the tern "supercritical" has its conventional meaning in the art. A supercritical fluid (SCF) is a substance above its critical ...
  Method of cleaning and treating a semiconductor device including a micromechanical device
The present invention achieves technical advantages by cleaning a semiconductor surface with a supercritical fluid to remove soluble chemical compounds, maintaining the ...
  Supercritical phase wafer drying/cleaning system
The invention, in it's simplest form, is an apparatus and method for the drying of microelectronic structures on wafer substrates using supercritical phase drying ...
  Approach to formulating irradiation sensitive positive resists
OF THE INVENTION In one aspect of the present invention, a polymer resin composition useful in formulating a positive-tone resist which comprises a blend of at least ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved