Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home MEMS Method-of-producing-buried-porous-silicon-geramanium-layers-in-monocrystalline-silicon-lattices

 Luminance-priority electronic color image sensor
What is claimed is: 1. A luminance priority color sensor comprising: a semiconductor substrate ...


 Process for integration of a high dielectric constant gate insulator layer in a CMOS device
It is an object of this invention to fabricate a complimentary metal oxide semiconductor (CMOS) ...


 Semiconductor device and a method of manufacturing the same
The present invention is made to solve such disadvantages as described above and contemplates a ...


 Method for integrating anti-reflection layer and salicide block
A principal object of the present invention is to provide a method for integrating fabricating ...


 CMOS image sensor and manufacturing method thereof
In consideration of the above circumstances, an object of the present invention is to provide a CMOS...


 Photovoltaic component and module
OF THE INVENTION An advantage of the method according to the present invention is that no grooves ...


 Methods for fabricating monolithic device containing circuitry and suspended microstructure
According to a first aspect of the invention, a process for fabricating a monolithic device is ...


 Q-controlled microresonators and tunable electric filters using such resonators
The present invention is directed to a resonator structure. The resonator structure comprises a ...


 Q-controlled microresonators and tunable electronic filters using such resonators
The present invention is directed to a resonator structure. The resonator structure comprises a ...


 MEMS inkjet nozzle cleaning and closing mechanism
The present invention addresses the problems associated with inkjet printers subject to infrequent ...


 Method of producing buried porous silicon-geramanium layers in monocrystalline silicon lattices

Details
Inventors: Fathauer, Robert W.; George, Thomas; Jones, Eric W.;
Assignee: The United States of America as represented by the Administrator of the (Washington, DC)
Primary Examiner: Quach; T. N.
Assistant Examiner:
Attorney, Agent or Firm: Kusmiss; John H.

Lattices of alternating layers of monocrystalline silicon and porous silicon-germanium have been produced. These single crystal lattices have been fabricated by epitaxial growth of Si and Si--Ge layers followed by patterning into mesa structures. The mesa structures are stain etched resulting in porosification of the Si--Ge layers with a minor amount of porosification of the monocrystalline Si layers. Thicker Si--Ge layers produced in a similar manner emitted visible light at room temperature.

DETAILED DESCRIPTION The ability to synthesize Si based materials with new optical, photonic and electronic properties is greatly desired.
Unfortunately, despite considerable effort, Si based superlattices and quantum wells demonstrated in the art have exhibited limited new properties.
In this invention novel superlattices comprising alternating layers of monocrystalline Si and porous Si--Ge have been fabricated.
This invention is directed towards a lattice having monocrystalline Si layers with embedded porous Si--Ge layers.
The Si layer can be on a Si substrate or wafer.
The product of this invention can have a single layer or multiple layer of porous Si--Ge.
This invention also includes a method for producing such products.
The method is carried out by growing epitaxially Si and Si--Ge layers, followed by patterning or contouring to fabricate a structure which will facilitate wet-chemical solution penetration into the Si--Ge layers.
MBE was used for layer growth, however, other epitaxial techniques will work also.
The patterning of the epitaxially grown layers was carried out in one embodiment of this invention by photolithography and plasma etch in CF.
sub.
4 ; however, other patterning techniques will also work.
In one embodiment the patterning was carried out by argon milling to form mesa structures.
After patterning mesa structures on the epitaxially formed layers, the layers are stain etched with an etchant.
The stain etching is conducted under conditions operable for forming a high density of small pores in the Si--Ge layers with no more than a minor amount of porosification of the Si layers.
By minor amount of porosification of the Si layers as used herein is meant a non-deleterious amount of porosification which allows for some pores at the perimeter or interface with the Si--Ge layers or surface of the Si layers, but no overall porosity throughout the Si layers.
For example we have found that using stain etching under the conditions of this invention, the penetration of the Si--Ge layers is at least about 100 times that of the Si layers which enables total porosification of the SiGe alloy layers and no more than a non-detrimental amount of porosification of the Si layers



Related patents
  Methodology for measuring and controlling film thickness profiles
The invention improves the control of film thicknesses within semiconductor manufacturing processes by evaluating an entire profile of a film layer (as opposed to an ...
  Keepers for MRAM electrodes
A magnetic memory array, preferably comprising an MRAM, with a series of top electrodes in contact with a magnetic keeper on at least one surface, a series of bottom ...
  All metal giant magnetoresistive memory
According to the present invention, a memory technology is provided which is based on structures which exhibit the property of giant magnetoresistance (GMR), and which ...
  Magnetic memory cell having magnetic flux wrapping around a bit line and method of manufacturing thereof
OF THE DRAWING FIG. 1 illustrates a top view of a portion of a magneto-electronic component 100. As an example, magneto-electronic component 100 can be a magnetic ...
  Methods of forming magnetoresisitive devices
In one aspect, the invention encompasses a method of forming a magnetoresistive device. A stack is formed, with the stack comprising a first magnetic layer, a second ...
  Electronic package of photo-sensing semiconductor devices, and the fabrication and assembly thereof
Briefly described, and in accordance with a preferred embodiment thereof, the present invention relates to a structure of an electronic package of photo-sensing ...
  Electrically programmable resistance cross point memory
Accordingly, a memory structure is provided, which comprises a substrate, a plurality of bottom electrodes overlying the substrate, a plurality of top electrodes ...
  Floating trap non-volatile semiconductor memory devices including high dielectric constant blocking insulating layers
Floating trap type non-volatile memory devices according to some embodiments of the present invention include a semiconductor substrate and an adjacent gate electrode. B...
  Semiconductor photodiode
What is claimed is: 1. A semiconductor photodiode, comprising: a substrate formed of one of an n-type Al.sub.x Ga.sub.1-x Sb semiconductor and an n-type Al.sub.x Ga.sub.1...
  Multiple color detection elevated pin photo diode active pixel sensor
The present invention is a color detection active pixel sensor which provides efficient absorption of photons of light received by the color active detection pixel ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved