Process for integration of a high dielectric constant gate insulator layer in a CMOS device |
| It is an object of this invention to fabricate a complimentary metal oxide semiconductor (CMOS) ... |
|
Semiconductor device and a method of manufacturing the same |
| The present invention is made to solve such disadvantages as described above and contemplates a ... |
|
Method for integrating anti-reflection layer and salicide block |
| A principal object of the present invention is to provide a method for integrating fabricating ... |
|
CMOS image sensor and manufacturing method thereof |
| In consideration of the above circumstances, an object of the present invention is to provide a CMOS... |
|
Photovoltaic component and module |
| OF THE INVENTION An advantage of the method according to the present invention is that no grooves ... |
|
Methods for fabricating monolithic device containing circuitry and suspended microstructure |
| According to a first aspect of the invention, a process for fabricating a monolithic device is ... |
|
Q-controlled microresonators and tunable electric filters using such resonators |
| The present invention is directed to a resonator structure. The resonator structure comprises a ... |
|
Q-controlled microresonators and tunable electronic filters using such resonators |
| The present invention is directed to a resonator structure. The resonator structure comprises a ... |
|
MEMS inkjet nozzle cleaning and closing mechanism |
| The present invention addresses the problems associated with inkjet printers subject to infrequent ... |
|
High temperature superconductor tunable filter |
| OF THE INVENTION Turning now to FIGS. 1a and 1b, a preferred embodiment for a high-Q bandpass ... |
|
|
Methodology for measuring and controlling film thickness profiles
| Details |
Inventors: Hayes, Timothy S.; Triplett, Michael C.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Thai; Luan
Assistant Examiner:
Attorney, Agent or Firm: McGinn & Ginn, PLLC, Sabo, Esq.; William D.
A method evaluating an integrated circuit manufacturing process first establishes a "desired" profile of a given film in a prescribed manufacturing process by first recording multiple thickness measures taken at regular intervals along a number of lines crossing a plurality of different sample production runs of the same film formed in the integrated circuit manufacturing process. Next, the invention plots the thickness measures to produce sample film profiles of the film. These sample film profiles are averaged in a statistical process to produce the desired film profile. The desired film profile is compared to an actual production run. If the actual film profile does not match the desired film profile, the integrated circuit manufacturing process used to make the actual film profile can then be adjusted to make the actual film profile match the desired film profile more closely. |
|
DETAILED DESCRIPTION The invention improves the control of film thicknesses within semiconductor manufacturing processes by evaluating an entire profile of a film layer (as opposed to an individual point, or the average of many points, within the film layer). Therefore, the invention does more than just evaluate whether the average thickness of a film layer is within an acceptable range. To the contrary, the invention evaluates whether the entire "profile" (e. g. , cross-section) of the film layer is within an acceptable thickness profile range. By evaluating the profiles of the films, the invention more accurately evaluates the quality of the film layer in question, as well as the true variability of the film processing equipment and or film measurement equipment. This in turn allows the film formation processing to be refined more precisely, thereby reducing defects substantially and increasing yield. An example of a sequence of semiconductor fabrication processing follows. Step one of the process is the film deposition (polysilicon growth). Step two of the process is lithographic patterning (gate conductor mask). Finally, step three of the process is film etching (polysilicon etch). The process equipment for each step has some "natural" behavior that results in a particular process pattern. For instance, film deposition (depending on the exact equipment) may vary in thickness from center to edge. In an LPCVD (low pressure chemical vapor deposition) polysilicon reactor the film thickness is a radial symmetric profile described by a simple polynomial (thin in the middle, thick on the edges). This is shown in FIG. 1, where the local thicknesses at the edges are above the average thickness, while the local thickness at the center is below the average thickness. However, design specifications are for a uniform film across the wafer with a target thickness and some allowed deviation. When controlling the LPCVD process as long as the specified average thickness and allowed standard deviation are met, then the process is conventionally said to be in "control`
|
| Related patents |
|
|
Keepers for MRAM electrodes
A magnetic memory array, preferably comprising an MRAM, with a series of top electrodes in contact with a magnetic keeper on at least one surface, a series of bottom ...
|
|
|
All metal giant magnetoresistive memory
According to the present invention, a memory technology is provided which is based on structures which exhibit the property of giant magnetoresistance (GMR), and which ...
|
|
|
Magnetic memory cell having magnetic flux wrapping around a bit line and method of manufacturing thereof
OF THE DRAWING FIG. 1 illustrates a top view of a portion of a magneto-electronic component 100. As an example, magneto-electronic component 100 can be a magnetic ...
|
|
|
Methods of forming magnetoresisitive devices
In one aspect, the invention encompasses a method of forming a magnetoresistive device. A stack is formed, with the stack comprising a first magnetic layer, a second ...
|
|
|
Electronic package of photo-sensing semiconductor devices, and the fabrication and assembly thereof
Briefly described, and in accordance with a preferred embodiment thereof, the present invention relates to a structure of an electronic package of photo-sensing ...
|
|
|
Electrically programmable resistance cross point memory
Accordingly, a memory structure is provided, which comprises a substrate, a plurality of bottom electrodes overlying the substrate, a plurality of top electrodes ...
|
|
|
Floating trap non-volatile semiconductor memory devices including high dielectric constant blocking insulating layers
Floating trap type non-volatile memory devices according to some embodiments of the present invention include a semiconductor substrate and an adjacent gate electrode. B...
|
|
|
Semiconductor photodiode
What is claimed is: 1. A semiconductor photodiode, comprising: a substrate formed of one of an n-type Al.sub.x Ga.sub.1-x Sb semiconductor and an n-type Al.sub.x Ga.sub.1...
|
|
|
Multiple color detection elevated pin photo diode active pixel sensor
The present invention is a color detection active pixel sensor which provides efficient absorption of photons of light received by the color active detection pixel ...
|
|
|
Luminance-priority electronic color image sensor
What is claimed is: 1. A luminance priority color sensor comprising: a semiconductor substrate having a plurality of sensing elements disposed on the semiconductor ...
|
|
|