Electronic package of photo-sensing semiconductor devices, and the fabrication and assembly thereof |
| Briefly described, and in accordance with a preferred embodiment thereof, the present invention ... |
|
Electrically programmable resistance cross point memory |
| Accordingly, a memory structure is provided, which comprises a substrate, a plurality of bottom ... |
|
Semiconductor photodiode |
| What is claimed is: 1. A semiconductor photodiode, comprising: a substrate formed of one of an n-... |
|
Multiple color detection elevated pin photo diode active pixel sensor |
| The present invention is a color detection active pixel sensor which provides efficient absorption ... |
|
Luminance-priority electronic color image sensor |
| What is claimed is: 1. A luminance priority color sensor comprising: a semiconductor substrate ... |
|
Process for integration of a high dielectric constant gate insulator layer in a CMOS device |
| It is an object of this invention to fabricate a complimentary metal oxide semiconductor (CMOS) ... |
|
Semiconductor device and a method of manufacturing the same |
| The present invention is made to solve such disadvantages as described above and contemplates a ... |
|
Method for integrating anti-reflection layer and salicide block |
| A principal object of the present invention is to provide a method for integrating fabricating ... |
|
CMOS image sensor and manufacturing method thereof |
| In consideration of the above circumstances, an object of the present invention is to provide a CMOS... |
|
|
Packaging micromechanical devices
| Details |
Inventors: Degani, Yinon; Dudderar, Thomas Dixon; Tai, King Lien;
Assignee: Agere Systems Guardian Corp. (Orlando, FL); Lucent Technologies Inc. (Murray Hill, NJ)
Primary Examiner: Abraham; Fetsum
Assistant Examiner: Andujar; Leonardo
Attorney, Agent or Firm: Wilde; Peter V. D. Thomas, Kayden, Horstemeyer & Risley LLP
The specification describes packaging assemblies for micro-electronic machined mechanical systems (MEMS). The MEMS devices in these package assemblies are based on silicon MEMS devices on a silicon support and the MEMS devices and the silicon support are mechanically isolated from foreign materials. Foreign materials pose the potential for differential thermal expansion that deleteriously affects optical alignment in the MEMS devices. In a preferred embodiment the MEMS devices are enclosed in an all-silicon chamber. Mechanical isolation is also aided by using a pin contact array for interconnecting the silicon support substrate for the MEMS devices to the next interconnect level. The use of the pin contact array also allows the MEMS devices to be easily demountable for replacement or repair. |
|
DETAILED DESCRIPTION Referring to FIG. 1, a 3. times. 3 micromechanical mirror array is shown by way of example of a MEMS device array that is advantageously packaged according to the invention. The 3. times. 3 array of micromechanical devices comprises nine micromechanical mirrors, shown as 11a-11i, mounted on silicon substrate 12. The individual mirror devices in the array comprise mirror surface 14, with four way tilt capability, and drive electrodes 15-18, shown in phantom. Control of the tilt is effected electrostatically by application of voltages selectively to electrodes 15-18. This normally requires that each of the four electrodes be independently addressable. Runners 21 interconnect the four electrodes for each device 11a-11i to bond pads 23. An array of n devices, requires 4n independent electrical interconnections. In principle, fewer electrical connections can be used but the preferred choice is that shown. This interconnection requires a total of 36 individual runners and bond pads for the 3. times. 3 array. In an optical cross connect, the mirrors in the array communicate with optical beams in optical waveguides. The waveguides, and the overall system architecture, are not part of the invention and for simplicity in presenting the invention are not shown. However, it is well known that optical cross connects in the form of mirror arrays require compact mirror arrays, i. e. , close packing of the mirrors, for efficient design of the overall system. The size, 3. times. 3, of the array is chosen here for convenience in illustrating the complexity and critical alignment needs for large micromechanical device arrays. Device arrays in current development may have hundreds or even thousands of micromechanical mirrors on a single silicon platform. As the number of micromechanical devices is multiplied, the potential for alignment problems and other mechanical defects rises dramatically. The micromechanical mirror device is given by way of example only of a wide variety of electrically driven micromechanical elements that may be fabricated in large arrays on a common substrate
|
| Related patents |
|
|
Gate stack for high performance sub-micron CMOS devices
A principle objective of the invention is to provide a gate electrode structure having sub-micron device feature lengths. Another objective of the invention is to ...
|
|
|
Sensitivity control for nanotube sensors
In accordance with one aspect of the present invention an electronic system for detecting analytes is provided. The system includes a signal control and processing unit ...
|
|
|
Method of etching crystalline material with etchant injection inlet
The present invention has been accomplished in view of the various points as described above, and its object is to provide a fine working method of a crystalline ...
|
|
|
Selective formation of porous silicon
OF THE INVENTION The invention is based on forming a latent pattern in the surface of a silicon substrate that on exposure to etchant forms a pattern of porous silicon. ...
|
|
|
Method of producing buried porous silicon-geramanium layers in monocrystalline silicon lattices
The ability to synthesize Si based materials with new optical, photonic and electronic properties is greatly desired. Unfortunately, despite considerable effort, Si ...
|
|
|
Methodology for measuring and controlling film thickness profiles
The invention improves the control of film thicknesses within semiconductor manufacturing processes by evaluating an entire profile of a film layer (as opposed to an ...
|
|
|
Keepers for MRAM electrodes
A magnetic memory array, preferably comprising an MRAM, with a series of top electrodes in contact with a magnetic keeper on at least one surface, a series of bottom ...
|
|
|
All metal giant magnetoresistive memory
According to the present invention, a memory technology is provided which is based on structures which exhibit the property of giant magnetoresistance (GMR), and which ...
|
|
|
Magnetic memory cell having magnetic flux wrapping around a bit line and method of manufacturing thereof
OF THE DRAWING FIG. 1 illustrates a top view of a portion of a magneto-electronic component 100. As an example, magneto-electronic component 100 can be a magnetic ...
|
|
|
Methods of forming magnetoresisitive devices
In one aspect, the invention encompasses a method of forming a magnetoresistive device. A stack is formed, with the stack comprising a first magnetic layer, a second ...
|
|
|