Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home MEMS Polycrystalline-silicon-germanium-films-for-micro-electromechanical-systems-application

 Method of forming trench isolation
In view of the problems with the prior art described above, the present invention aims at providing ...


 Apparatus and method for forming controlled deep trench top isolation layers
OF PREFERRED EMBODIMENTS This disclosure relates to semiconductor devices and more particularly, ...


 Fabrication of a shallow trench isolation by plasma oxidation
It is therefore a primary objective of the present invention to provide a method of fabricating an S...


 Self-scanning light-emitting array and a driving method of the array
It is an object of the present invention to solve the conventional problems, e.g., the number of ...


 Efficient inspection of light-gathering rate of microlens in solid state imaging device
It is an object of the present invention to provide a solid state imaging device which makes it ...


 Test structure for high precision analysis of a semiconductor
The present invention is directed to a method and system for testing a semiconductor device ...


 Semiconductor laser device and method of fabricating the same
Accordingly in view of the above circumstance the present invention contemplates a semiconductor ...


 Miniaturized flow thermocycler
It is an object of the present invention provide a miniaturized thermocycler which, compared to the ...


 Capacitance pressure sensor
The present invention relates to a microelectromechanical (MEM) capacitance pressure sensor ...


 Process for microfabrication of an integrated PCR-CE device and products produced by the same
A submicroliter PCR type of a reaction chamber is taught for the amplification of specific ...


 Polycrystalline silicon-germanium films for micro-electromechanical systems application

Details
Inventors: Franke, Andrea; Howe, Roger T.; King, Tsu-Jae;
Assignee: The Regents of the University of California (Berkeley, CA)
Primary Examiner: Flynn; Nathan
Assistant Examiner: Wilson; Scott R
Attorney, Agent or Firm: Fish & Richardson P.C

This invention relates to micro-electromechanical systems using silicon-germanium films. Such a system includes one or more layers of Si.sub.1-x Ge.sub.x, deposited on a substrate, where 0<x.ltoreq.1. One or more transistors can be formed on the substrate.

DETAILED DESCRIPTION The present invention is directed to the use of a Si.
sub.
1-x Ge.
sub.
x, material, where 0<x.
ltoreq.
1, for fabricating MEMS devices.
The present invention will be described in terms of several representative embodiments and process steps in fabricating a MEMS resonator with pre-existing microelectronics.
Poly-SiGe is a semiconductor alloy material which has properties similar to Poly-Si, but can be processed at substantially lower temperatures.
Table 1 provides a comparison of the various properties of poly-Si and poly-Ge.

TABLE 1
Properties of poly-Si and poly-Ge
Poly-Si Poly-Ge
Thermal Properties:
Melting temperature (.
degree.
C.
) 1415 937
T.
sub.
deposition (.
degree.
C.
) -600 -350
T.
sub.
stress anneal (.
degree.
C.
) 900 <550
Thermal expansion (10.
sup.
-6 /K) 2.
6 5.
8
Mechanical Properties:
Young's Modulus (Gpa) 173 132
Fracture strength (Gpa) 2.
6 +/- 0.
3 2.
2 +/- 0.
4
Electrical Properties:
Bandgap at 300 K (eV) 1.
12 .
66
Electron affinity (V) 4.
15 4.
00
FIG.
1A shows the top view of device 120 including a CMOS trans-resistance amplifier 100 and a microresonator 105 in a side-by-side configuration.
The resonator 105 is a comb-drive device fabricated with microfabrication equipment using p-type Si.
sub.
1-x Ge.
sub.
x, where 0<x.
ltoreq.
1, as the structural material and Ge as the sacrificial material.
In this particular device, x=0.
64.
Resonator microstructures are described in U.
S.
Pat.
Nos.
5,025,346; 5,491,604; 5,537,083; and 5,839,062.
These patents are all assigned to the assignee of the present application and are incorporated herein by reference.
The amplifier 100 may include one or more transistors.
The transistors may be MOS or bipolar transistors.
The transistors may be formed on a silicon substrate



Related patents
  Process for sealing devices incorporating microstructures
OF THE INVENTION In the embodiments described hereinafter, the invention is used for protecting a microactuator for fine positioning of read/write heads of magnetic ...
  Solid state photosensitive devices
The present invention therefore relates to a solid state photosensitive device of the type comprising at least one photosensitive detector, each detector being connected ...
  Image sensor
The present invention, therefore, has been made in consideration of the above situation, and has as its object to provide the structure of an image sensor capable of ...
  Sog with moisture resistant protective capping layer
I claim: 1. A method of planarizing a semiconductor wafer having interconnect tracks metal of formed thereon, comprising applying a layer of inorganic spin-on glass to ...
  Method for using disposable hard mask for gate critical dimension control
A principal object of the present invention is to provide an effective and very manufacturable method of providing a necking-free and uniform critical dimension width ...
  Multi-element micro gyro
OF SPECIFIC EMBODIMENTS FIGS. 1 and 2 are isometric views showing a micro-gyro device. FIG. 1 shows first and second elements in the micro-gyro, which are movable ...
  Blazed grating light valve
The present invention is a light modulator. The light modulator includes elongated elements arranged parallel to each other and suspended above a substrate. The light ...
  Method and apparatus for detecting wafer flaw
An object of the present invention is to provide a detecting apparatus that can sift the abnormal wafer out immediately and quickly before wafer polishing beforehand so ...
  Method of forming an isolation oxide for silicon-on-insulator technology
OF THE DRAWINGS A method of forming an isolation oxide on a silicon-on-insulator (SOI) substrate includes disposing a mask layer over a region of a silicon layer of the ...
  Combined trench isolation and inlaid process for integrated circuit formation
OF THE PRESENT INVENTION Generally, the present invention is an improved method for manufacturing an integrated circuit (IC) having both trench isolation and MOS ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved