Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home MEMS Semiconductor-package-having-metal-pattern-bonding-and-method-of-fabricating-the-same

 Robust Group III light emitting diode for high reliability in standard packaging applications
The present invention is a physically robust light emitting diode that offers high reliability in ...


 Process for manufacture of thick film hydrogen sensors
Accordingly, is an object of the present invention to provide a new and improved system for thick ...


 Hydrogen sensor apparatus and method of fabrication
OF THE INVENTION Referring to FIG. 1, one type of commercial hydrogen sensor apparatus 10 ...


 Phased micro analyzer IV
What is claimed is: 1. A fluid analyzer comprising: a concentrator having a first solid-state thin-...


 Method for forming Cu In Se.sub.2 films
What is claimed is: 1. A method for fabricating a copper indium diselenide semiconductor film ...


 Rapid process for producing a chalcopyrite semiconductor on a substrate
This object is achieved, according to the invention, by a process for producing a chalcopyrite ...


 Method of manufacturing semiconductor devices
In view of the aforementioned problems of the conventional techniques, a primary object of the ...


 Method of making compound semiconductor films and making related electronic devices
In accordance with the invention, a method of forming a compound film includes the steps of ...


 Exposure method, exposure apparatus, and mask
This invention was conceived in view of the problems in the prior art, and it is an object of the ...


 Thermal sprayed electrodes
The above-discussed and other drawbacks and deficiencies of the prior art are overcome or ...


 Semiconductor package having metal-pattern bonding and method of fabricating the same

Details
Inventors: Park, Kye Chan;
Assignee: Dongbu Electronics Co., Ltd. (Seoul, KR)
Primary Examiner: Ho; Hoai
Assistant Examiner: Ho; Tu-Tu
Attorney, Agent or Firm: Keefer; Timothy J. Wildman, Harrold, Allen & Dixon

A semiconductor package including a semiconductor chip having bonding pads respectively arranged in a line adjacent to four sides of the upper surface; gold bumps formed on each bonding pad; a glass substrate which is made by forming metal patterns, the metal pattern including an inner pattern electrically connected to the bonding pad of the semiconductor chip through the gold bumps, an outer pattern, and a connecting pattern between the inner pattern and the outer pattern: a Dam having a frame-shape on the connecting pattern and surrounding the inner patterns; sealing material sealing the space between the glass substrate around the semiconductor chip and solder balls attached on the outer patterns of each metal pattern.

DETAILED DESCRIPTION FIG.
3 is a cross-sectional view illustrating a semiconductor package according to the embodiments of the present invention.
As illustrated, there are provided a semiconductor chip (30) having bonding pads (30a) and a glass substrate (40) having formed metal patterns (35) thereon corresponding to the bonding pads (30a).
Here, the semiconductor chip (30) and the glass substrate (40) are arranged so that the bonding pads (30a) and the metal pattern (35) are put opposite each other.
One side (31: hereinafter, referred as inner pattern) of the bonding pad (30a) and the metal pattern is bonded and electrically connected by the gold bump (41) formed on the bonding pad 10 (30a).
A solder ball (43) is attached on the other side (33: hereinafter, referred as outer pattern) of the metal pattern, thereby functioning as a mounting means on a mother board.
The space between the glass substrate (40) around the semiconductor chip (30) to the Dam (36) except for the outer pattern (33) of the metal pattern (35) is sealed with sealing material (42) composed of epoxy or resin of polymer type.
As the semiconductor chip is CCD, a color filter is formed on an active area of the upper surface thereof.
Although it is not shown, the bonding pads (30a) are respectively arranged in a line adjacent to four sides of upper surface of the semiconductor chip (30).
The gold bump (41) has a height of 50.
about.
175 .
mu.
m and a diameter of 50.
about.
100 .
mu.
m.
The sealing material (42) has a characteristic of curing at a temperature of 70.
about.
120.
degree.
C.
, such as epoxy or resin of polymer type.
A composition rate of tin to lead is 60.
about.
80 to 40.
about.
20 wt % in the solder ball (43) and silver, gold, chrome or cobalt is used as a dopant to increase reliability.
The size of the dopant is about 10 to 40 mil.
As shown in FIG.
4, the metal patterns (35) are formed on the position corresponding to each bonding pad of semiconductor chip and have a frame-shape, that is, the Dam (36) surrounds the inner pattern (31) of the metal pattern (35)



Related patents
  Method of vacuum packaging a semiconductor device assembly
Accordingly, it is an object of the present invention to provide a semiconductor chip device package having a vacuum within interconnect voids in the semiconductor chip ...
  Flip chip image sensor package fabrication method
In accordance with the present invention, an image sensor package includes an image sensor having an active area, which is responsive to radiation. The image sensor is ...
  Apparatus and method for leadless packaging of semiconductor devices
The present invention is directed to a leadless and interconnected semiconductor package. The package includes a first semiconductor chip with a second semiconductor ...
  Flip-chip structure and method for high quality inductors and transformers
OF A PREFERRED EMBODIMENT Referring to the Figures by characters of reference, FIG. 1 illustrates a flip-chip structure for an inductor fabricated within a microchip in ...
  Hybrid solid state/electrochemical photoelectrode for hyrodrogen production
OF AN EXEMPLARY EMBODIMENT OF THE INVENTION Referring now to FIG. 1, semiconductor device 100 is adapted to produce one or more gases 60 upon exposure to light 81, for ...
  Solid-state image sensor with groove-situated transfer elements
The present invention has been accomplished to overcome the above-described disadvantages and it is an object of the present invention to provide a solid-state image ...
  Multi-layered gate for a CMOS imager
The present invention provides a multi-layered gate stack process for use in fabricating a pixel sensor cell. The multi-layered gates have multiple layers including a ...
  Solid-state imaging device
It is an object of the present invention to provide a solid-state imaging device that can raise detection sensitivity, raise output conversion efficiency, raise ...
  CMOS image sensor capable of increasing punch-through voltage and charge integration of photodiode, and method for forming the same
The present invention is intended to overcome the above described disadvantages of the conventional technique. Therefore it is an object of the present invention to ...
  Light-emitting semiconductor device using group III nitrogen compound
OF THE PREFERRED EMBODIMENT The invention-will be more fully understood by reference to the following examples. EXAMPLE 1 FIG. 1 shows a LED 10 embodied in Example 1. I...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved