Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home MEMS Single-poly-2-transistor-based-fuse-element

 Inductor with cobalt/nickel core for integrated circuit structure with high inductance and high Q-factor
In accordance with the invention, an integrated circuit structure is provided with an inductor ...


 Distributed constant element using a magnetic thin film
As described above, the development and practicability of a magnetic thin-film device are delayed. I...


 Charge coupled device package
OF THE PREFERRED EMBODIMENT FIG. 4 shows a printed circuit interconnection frame of the present ...


 Magnetic element, magnetic read head, magnetic storage device, magnetic memory device
It is therefore an object of the present invention to provide a new and improved magnetic element ...


 Method for modifying switching field characteristics of magnetic tunnel junctions
Reference is now made to FIG. 1, which illustrates an MRAM device 10 including a resistive cross ...


 Buffered-layer memory cell
The present invention provides a CMR memory device structure that can be reliably programmed using ...


 Method of manufacturing a precision integrated resistor
What is claimed is: 1. An integrated circuit fabrication method, comprising the steps of: (a.) ...


 Polymer thick-film resistor printed on planar circuit board surface
According to the present invention, there is provided a method of manufacturing a printed circuit ...


 Light active sheet and methods for making the same
The present invention is intended to overcome the drawbacks of the prior art. It is an object of ...


 Semiconductor device and a method of manufacturing the same
The invention claimed is: 1. A method of manufacturing a semiconductor device including a field ...


 Single-poly 2-transistor based fuse element

Details
Inventors: Kothandaraman, Chandrasekharan; Shum, Danny;
Assignee: Infineon Technologies AG (Munich, DE)
Primary Examiner: Wilson; Allan R.
Assistant Examiner:
Attorney, Agent or Firm: Brinks Hofer Gilson & Lione

An electrically programmable transistor fuse having a double-gate arrangement disposed in a single layer of polysilicon in which a first gate is disposed overlapping a portion of a source region and a second gate is insulated from the first gate and disposed overlapping a portion of a drain region. The first gate includes a terminal for receiving an externally applied control signal and the second gate is capacitively couple to the drain region in which a coupling device is included for increasing the capacitive coupling of the second gate and the drain region for enabling reduction in fuse programming voltage.

DETAILED DESCRIPTION The present invention achieves technical advantages as an electrically programmable transistor fuse having a source and drain disposed in a semiconductor substrate and further having a double-gate arrangement disposed in a single layer of polysilicon in which one gate is capacitively coupled to the drain region.
The transistor further includes a coupling device adapted to increase the capacitive coupling of the one gate and the drain region for enabling reduction in fuse programming voltage, wherein programming of the transistor fuse is effectuated via application of a voltage signal to the drain in which the voltage signal is less than the junction breakdown of the transistor fuse.



Related patents
  Image sensor using a thin film photodiode above active CMOS circuitry
An image sensor comprising a first conductive layer, which is part of a circuitry of an integrated circuit device. A light sensing device is disposed vertically atop the ...
  Method for fabricating a semiconductor device
A means for solving the problems described above will now be explained with reference to FIG. 1. A translucent, insulating thermal conductive layer 2 is provided in ...
  Manufacture method of pixel structure
The invention provides a manufacture method of pixel structure to improve the conventional method about the issue of increase of contact impedance between the pixel ...
  Zero-crossing triac and method
OF THE DRAWINGS FIG. 1 schematically illustrates a portion of a circuit suitable for implementing a zero-crossing triac 100. Triac 100 includes a gating section 113 and ...
  Process for producing nitride semiconductor light-emitting device
Therefore, the present invention has been made in view of the above problems, and it is an object of the present invention to provide a process for producing a nitride ...
  Optical mirror system with multi-axis rotational control
An optical mirror system with multi-axis rotational control is disclosed. The mirror system includes an optical surface assembly, and at least one leg assembly coupled ...
  Structure for an optical switch on a substrate
FIG. 1 shows an embodiment of optical cross-connect system 100 in accordance with the invention. Two dimensional array 104 of MEMS tilt mirrors 106 is used to direct ...
  Micro-electro-mechanical-system (MEMS) mirror device and methods for fabricating the same
A micro-electro-mechanical-system (MEMS) mirror device is disclosed. The MEMS mirror device includes a substrate. Electrodes are formed supported by the substrate. A ...
  Semiconductor device
Objects of the Invention It is an object of the present invention to provide a semiconductor device having an SOI structure and an insulated isolation region of a U-...
  Method of manufacturing spatial light modulator and electronic device employing it
It is the object of the present invention to provide a spatial light modulator equipped with micromirrors which can be fabricated with a high yield, a method for ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved