Piezoelectric on semiconductor-on-insulator microelectromechanical resonators |
| Embodiments of the present invention provide piezoelectric resonators. Briefly described, one ... |
|
Replication of surface features from a master model to an amorphous metallic article |
| The present invention provides a method for replicating surfaces and replicas prepared by this ... |
|
MEMS optical cross-connect switch |
| The present invention provides for a microelectromechanical structure capable of switching optical ... |
|
Fluid-encapsulated MEMS optical switch |
| The present invention addresses the needs discussed above. A movable MEMS mirror is disposed in a ... |
|
Processes for hermetically packaging wafer level microscopic structures |
| The present invention is directed generally to a process for packaging a microscopic structure to ... |
|
Method for forming LED by a substrate removal process |
| Some sample embodiments of the invention will now be described in greater detail. Nevertheless, it ... |
|
Method of fabricating a surface shape recognition sensor |
| The present invention has been made to solve the above problem, and has as its object to reliably ... |
|
Surface shape recognition apparatus |
| It is an object of the present invention to improve the reliability of a surface shape recognition ... |
|
|
Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods
| Details |
Inventors: Williams, Vernon M.;
Assignee: Micron Technology, Inc. (Boise, ID)
Primary Examiner: Nelms; David
Assistant Examiner: Ho; Tu-Tu
Attorney, Agent or Firm: TraskBritt
Stereolithographically fabricated conductive elements and semiconductor device components and assemblies including these conductive elements. The conductive elements may have multiple superimposed, contiguous, mutually adhered layers of conductive material. In semiconductor device assemblies, the stereolithographically fabricated conductive elements may be used to electrically connect different components to one another. The conductive elements may also be used as the conductive traces and vias on circuit boards. The stereolithographically fabricated conductive elements are also useful for rerouting the bond pad locations of a semiconductor die, such as in chip-scale packages. A stereolithographic method for fabricating the conductive elements may include use of a machine vision system with at least one camera operably associated with a computer controlling a stereolithographic application of material so that the system may recognize the position, orientation, and features of a semiconductor device assembly, semiconductor die, or other substrate on which the conductive element is to be fabricated. |
|
DETAILED DESCRIPTION The present invention includes stereolithographically fabricated conductive elements. Accordingly, the conductive elements of the present invention may have one or more layers of conductive material. In multi-layer embodiments, the conductive elements have a plurality of superimposed, contiguous, mutually adhered layers of conductive material. Any known conductive material may be used to form the conductive elements of the present invention. Exemplary conductive materials include, without limitation electrically conductive thermoplastic elastomers and metals. The invention also includes semiconductor device assemblies with one or more semiconductor devices that are electrically connected to one or more other semiconductor device components, such as carrier substrates, leads, or other semiconductor devices, by way of the conductive elements of the present invention. These conductive elements are substantially carried upon the semiconductor device and the component to which the semiconductor device is connected. For example, when used to connect one semiconductor die to another semiconductor die, a conductive element of the present invention contacts a bond pad of the first semiconductor die, extends across a portion of the active surface of the first semiconductor die towards the second semiconductor die, over the active surface of the second semiconductor die, and contacts a corresponding bond pad of the second semiconductor die. As another example, when the conductive elements of the present invention are used to connect a semiconductor die to a carrier substrate, one end of a conductive element may contact a contact (e. g. , a bond pad) of the semiconductor die, extend over an active surface of the semiconductor die, down a peripheral edge thereof, over a surface of the carrier substrate, and contact a contact pad of the carrier substrate at a second end of the conductive element. In another aspect, the present invention includes a printed circuit board with a substrate that carries one or more stereolithographically fabricated conductive traces
|
| Related patents |
|
|
Interposer and methods for fabricating same
OF THE INVENTION The Interposer FIGS. 1, 1A, 1B, and 2 depict an exemplary interposer 100 of the present invention. Interposer 100 includes an interposer substrate 110 ...
|
|
|
Energy beam patterning of protective layers for semiconductor devices
According to the present invention, a method for forming resist or other protective patterns on a substrate is disclosed using exposure of a layer of heat- or selected ...
|
|
|
Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods
The present invention includes stereolithographically fabricated intermediate conductive elements. Accordingly, the intermediate conductive elements of the present ...
|
|
|
Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same
The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the invention. This summary presents one or more concepts ...
|
|
|
Quantum efficiency improvements in active pixel sensors
The present invention describes a technique that improves quantum efficiency in a CMOS sensor. This is done according to the present invention using different techniques....
|
|
|
Pixel cell with high storage capacitance for a CMOS imager
The present invention provides a source follower gate with improved storage capacitance formed in a semiconductor substrate. The source follower gate has a large gate ...
|
|
|
Image scanning circuitry with row and column addressing for use in electronic cameras
OF A PREFERRED EMBODIMENT Those of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any ...
|
|
|
Method for manufacturing an optical module and optical module
The present invention provides for an improved method for manufacturing an optical module as claimed in the independent claims. Preferred embodiments of the invention ...
|
|
|
Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer
This invention utilizes a primary mask of photoresist, created using conventional photolithography, to create the inorganic mask of the invention, having a vertical film ...
|
|
|
Process for manufacture of microoptomechanical structures
Inherent thin film properties of materials limit many surface micromachining processes. For example, variability of materials properties in polysilicon thin films (such ...
|
|
|