Optical memory device and a method for manufacturing thereof |
| It is a major object of the present invention to provide a novel method of manufacturing an optical ... |
|
Semiconductor package and manufacturing method thereof |
| The present invention was carried out to solve these problems. That is, an object of the present ... |
|
Precision spray processes for direct write electronic components |
| OF THE INVENTION In accordance with the present invention, there are provided methods for direct ... |
|
Multiple beams and nozzles to increase deposition rate |
| OF THE INVENTION A schematic of the preferred embodiment of this invention is given in FIG. 1, ... |
|
Optical memory device and a method for manufacturing thereof |
| It is a major object of the present invention to provide a novel method of manufacturing an optical ... |
|
Integrated circuit structure having a flip-chip mounted photoreceiver |
| In accordance with the present invention, an IC package structure includes a photoreceiver flip-... |
|
High-density electronic package, and method for making same |
| What is claimed is: 1. An electronic package having contacts adapted to be attached to a substrate, ... |
|
Forming structures from CAD solid models |
| The present invention pertains generally to a class of material deposition processes that use a ... |
|
Interposer and methods for fabricating same |
| OF THE INVENTION The Interposer FIGS. 1, 1A, 1B, and 2 depict an exemplary interposer 100 of the ... |
|
|
Tunable nanomasks for pattern transfer and nanocluster array formation
| Details |
Inventors: Winningham, Thomas Andrew; Douglas, Kenneth;
Assignee: The Regents of the University of Colorado (Boulder, CO)
Primary Examiner: Markoff; Alexander
Assistant Examiner: Winter; Gentle
Attorney, Agent or Firm: Marian J. Furst, Attorney at Law, Furst; Marian J.
A method of manufacturing an array of nanostuctures, such as quantum dots, having a controlled diameter and a substrate with an ordered array of nanostructures having a controlled diameter. In a preferred embodiment of the invention, nanoscale features are produced on a substrate by using a porous crystalline protein as a template for preparing an etch/deposition mask having a regular array of nanoscale pores of a diameter different from the protein template. The mask may be used to etch a regular array of nanoscale wells and/or deposit nanoclusters of adatoms on the surface of an underlying substrate. A further embodiment of the invention is a substrate including an ordered array of nanoscale features having a controlled size. |
|
DETAILED DESCRIPTION It should be noted that all references cited in this Detailed Description are incorporated herein by reference, in their entirety. In accordance with the present invention, we have used new methods of nanofabrication to produce ordered arrays of holes having diameters in the range of about 1 to about 30 nm and ordered arrays of single nanoclusters having diameters of about 5 nm. These nanoclusters can be produced via a highly scaleable method for the inexpensive, parallel fabrication of dense, ordered arrays of semiconductor quantum dots that can serve in single layers as the emissive elements in active layers of electroluminescent devices, such as flat panel displays, ultrathin displays deployed on flexible substrates, and vertical-cavity surface-emitting lasers (VCSELs). The dots or holes within an array have a highly uniform size and spacing, arising naturally from the inherent order of the nanometer-scale masks employed to create the quantum dots. The formation of the dot arrays can proceed in a very straightforward way using a highly selective dry etching process followed by conventional molecular beam epitaxy. Moreover, the technique does not require a strain field or complex growth kinetics as are often employed in multilayer quantum dot designs for VCSELs. The combination of nanofabrication process steps is shown schematically in FIG. 1. The steps include obtaining a mask 2 comprising a material 4, having a regular array of pores 6; mounting the mask 2 on a substrate surface 8; forming a thin metal or metal oxide layer 10 on the mounted mask 2; and pattern transfer onto the substrate surface 8 by low damage etching. Nanoclusters, such as quantum dots, can be grown on the patterned substrate by adatom as deposition. This method has collectively achieved massively parallel processing in fabricating an ordered and precisely positioned array of nanoclusters. Alternatively, pattern transfer onto the substrate could occur by adatom deposition, without the etching step
|
| Related patents |
|
|
Flip-chip light emitting diode and fabricating method thereof
One aspect of the present invention is to provide a flip-chip LED with the superiority of the flip-chip structure, and to efficiently increase the light output intensity ...
|
|
|
Method for photographically improving the resolution of screen printed photopolymer images
I claim: 1. The process of improving resolution of printed photopolymer patterns of low resolution because of smears at the pattern edges, comprising the steps of: ...
|
|
|
High resolution printed circuits formed in photopolymer pattern indentations overlaying printed wiring board substrates
I claim: 1. The process of producing high resolution closely spaced printed circuits on a substrate which may have surface irregularities, comprising the steps of: ...
|
|
|
Method of manufacturing a three-dimensional plastic article
Briefly, according to the invention, there is provided a method for producing a three dimensional plastic article having an insert. The three dimensional plastic article ...
|
|
|
Method of forming a three-dimensional printed circuit assembly
Briefly, according to the invention, there is provided a method of making a three-dimensional printed circuit assembly. A substrate is first formed from a photoactive ...
|
|
|
Multilayer circuit board having microporous layers and method for making same
Referring to FIG. 1, the first step in constructing a representative single-sided printed wiring board (PWB) using mass seeding is to hot-roller laminate a layer 10 of ...
|
|
|
Method for mounting integrated circuit chips on a mini-board
The present invention allows an integrated circuit chip die or dice to be easily mounted onto a printed circuit board substrate. The present invention accomplishes this ...
|
|
|
Method and apparatus for testing unpackaged semiconductor dice
In accordance with the present invention, an improved method and apparatus for testing unpackaged semiconductor dice are provided. The method includes forming an ...
|
|
|
Method of combining metal and ceramic inserts into stereolithography components
In accordance with the teachings of the present invention, a stereolithography process for developing a part is disclosed in which inserts of a non-photopolymer material ...
|
|
|
Semiconductor device
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will now be explained in detail with reference to the drawings. FIG. 1 and FIG. 2 show the ...
|
|
|