Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related A-D-D-A-Converter-for-PCM-transmission-system

 Synchronizing signal detecting circuit
Accordingly, the present invention is directed to a synchronizing signal detecting circuit that ...


 Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit
The present invention advantageously addresses the problems above as well as other problems by ...


 Phase detection circuit for stepwise measurement of a phase relation
It is an object of the invention to provide an accurate phase detection circuit comprising few ...


 Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
The present invention is made in view of the aforementioned problems and accordingly an object of ...


 Multiple clock synthesizer
In a preferred embodiment of the invention, there is provided a multiple clock synthesizer having ...


 Phase and frequency adjustable digital phase lock logic system
According to the present invention, a phase lock logic system is provided for determining (i) the ...


 Digital phase alignment and integrated multichannel transceiver employing same
We claim: 1. A synchronizer for phase aligning an input signal, having a data transition, with a ...


 Spread spectrum communication apparatus
It is an object of the invention to rapidly and properly set a transmission power. Another object ...


 Station of a TDMA communication network capable of quickly changing communication traffic without causing an overlap between transmission bursts
What is claimed is: 1. In a terrestrial station of a time division multiple access communication ...


 Advanced technology anti-G suit
Referring now to FIG. 1 of the drawings, there is shown a simplified perspective view of an anti-G ...


 A/D, D/A Converter for PCM transmission system

Details
Inventors: Yamasawa, Masao; Ohhata, Michinobu; Ikezawa, Toshi;
Assignee: Fujitsu Limited (Kawasaki, JP)
Primary Examiner: Swann, III; Glen R.
Assistant Examiner:
Attorney, Agent or Firm:

A codec, utilized for an PCM transmission system, has an a/d and d/a converter, and a digital phase locked loop circuit. The digital phase locked loop circuit generates internal operation clocks, which are used for the a/d and d/a converting operations, by dividing the frequency of the applied external clocks by a value determined in accordance with the frequency ratio between frame pulses and the external clocks.

DETAILED DESCRIPTION It is, therefore, an object of the present invention to provdide a codec which can be commonly adopted in transmission systems which use read/write clocks having a frequency different from one another.
Another object of the present invention is to provide a codec which can make the best use of an entire period of the sampling pulses during the a/d and d/a conversion.
A further object of the present invention is to provide a codec which can be constructed of very simple hardware.
According to the present invention a codec comprises an a/d and d/a conversion circuit, responding to frame pulses and internal operation clocks, for coding an analogue signal to a PCM digital signal and for decoding a PCM digital signal to an analogue signal, and a digital phase locked loop circuit for generating the internal operation clocks by dividing the frequency of applied external clocks by a value which is determined in accordance with a frequency ratio between the frame pulses and the external clocks.
Since the internal operation clocks are generated by dividing the frequency of applied external clocks by a value which is determined in accordance with a frequency ratio between the frame pulses and the external clocks, the codec according the present invention: can be commonly adopted in transmission systems which are use external clocks, in other words, read/write clocks, having respective frequencies which are different from one another; can make the best use of the entirety of a sampling period during a/d and d/a conversion; and can be constructed of simple hardware.
The aforementioned and other related objects and features of the present invention will be apparent from the following description of the present invention, with reference to the accompanying drawings, as well as from the appended claims.



Related patents
  Start-stop synchronous communication speed detecting apparatus
It is an object of the present invention to provide a start-stop synchronous communication speed detecting apparatus capable of detecting a communication speed without ...
  Modem for connection to a telephone line through a either portable computer connector or a docking station
It is therefore one object of the present invention to provide an improved telephone connection via a modem in a portable (laptop) computer which has a docking station. I...
  Adaptive time division duplexing method and apparatus for dynamic bandwidth allocation within a wireless communication system
The present invention is an adaptive time division duplexing (ATDD) method and apparatus for duplexing transmissions in wireless communication systems. The present ATDD ...
  Fast retrain based on communication profiles for a digital modem
A digital modem that supports fast retrain based on communication profiles according to the present invention includes a memory that stores a plurality of communication ...
  Digital phase locked loop having coarse and fine stepsize variable delay lines
It is therefore an object of the present invention to provide a digital phase locked loop having reduced jitter. According to the present invention, there is provided a ...
  ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
An ASIC cell implementation of an ADB bus controller for the Apple Desktop Bus has a system interface for connecting to a computer system, and an ADB Interface for ...
  System for initializing a self-timed link
Briefly, the present invention satisfies the need for a way to initialize a self-timed link by providing a protocol that takes into account the unreliable data patterns ...
  System and method for alleviating skew in a bus
The present invention provides a most signal skew tolerant timing window for signal transfer in relation to the capture clock timing. The teaching of this invention is ...
  Phase-locked loop or delay-locked loop circuitry for programmable logic devices
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing PLL or DLL circuitry on a programmable logic ...
  Parallel data bus integrated clocking and control
A clock is always needed with transmitted data in order to define the position of individual bits in the data sequences. If the clock is directly transmitted, such a ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved