Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related Apparatus-for-an-improved-ISDN-terminal-adapter-having-baud-rate-unblocking-and-methods-for-use-therein

 Parallel data bus integrated clocking and control
A clock is always needed with transmitted data in order to define the position of individual bits ...


 Synchronizing signal detecting circuit
Accordingly, the present invention is directed to a synchronizing signal detecting circuit that ...


 Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit
The present invention advantageously addresses the problems above as well as other problems by ...


 Phase detection circuit for stepwise measurement of a phase relation
It is an object of the invention to provide an accurate phase detection circuit comprising few ...


 Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
The present invention is made in view of the aforementioned problems and accordingly an object of ...


 Multiple clock synthesizer
In a preferred embodiment of the invention, there is provided a multiple clock synthesizer having ...


 Phase and frequency adjustable digital phase lock logic system
According to the present invention, a phase lock logic system is provided for determining (i) the ...


 Digital phase alignment and integrated multichannel transceiver employing same
We claim: 1. A synchronizer for phase aligning an input signal, having a data transition, with a ...


 Spread spectrum communication apparatus
It is an object of the invention to rapidly and properly set a transmission power. Another object ...


 Station of a TDMA communication network capable of quickly changing communication traffic without causing an overlap between transmission bursts
What is claimed is: 1. In a terrestrial station of a time division multiple access communication ...


 Apparatus for an improved ISDN terminal adapter having baud rate unblocking and methods for use therein

Details
Inventors: Brennan, Daniel M.;
Assignee: 3Com Corporation (Santa Clara, CA)
Primary Examiner: Patel; Ajit
Assistant Examiner: Pizarro; Ricardo
Attorney, Agent or Firm: Michaelson & Wallace, Michealson; Peter L.

Apparatus for an improved ISDN terminal adapter (5) and accompanying methods for use therein. The adapter provides automatic ISDN switch detection, automatic SPID configuration, baud rate unblocking and automatic data compression. Specifically, with respect to baud rate unblocking, the adapter detects instances of baud rate blocking, through excessive communication errors for a known input, and forces the adapter to relinquish its high speed setting and automatically return to autobaud operation but at a lower maximum speed.

DETAILED DESCRIPTION The present invention overcomes the deficiencies in the art and satisfies this need by providing an ISDN terminal adapter which provides automatic ISDN switch detection, automatic SPID (service profile identification) configuration, baud rate unblocking and automatic data compression.
In accordance with our invention and as to automatic switch detection and SPID configuration, our inventive terminal adapter automatically detects the switch type by analyzing D-channel ISDN initialization messages received from the switch as well as, where appropriate, responses, in terms of D-channel ISDN messages, received from the switch to specific ISDN messages sent by the adapter, and sets the switch type accordingly.
The switch type value is then used, during SPID determination, in conjunction with the directory telephone number of the user, to access an internal database, specifically a table, of predefined SPID formats, referenced in terms of particular telephone service areas and switch types, to access the possible SPID format (s) for the ISDN switch to which the adapter is likely connected.
Our inventive terminal adapter forms a SPID through interaction among the user; the DTE, such as a personal computer (PC); the terminal adapter and the ISDN switch.
In essence, firmware executing within the terminal adapter, in conjunction with software executing within the PC, forms one of more SPID (s) appropriate for the ISDN switch to which the adapter is connected, queries the switch with each of these SPIDs to select and verify a correct SPID from those formed, and, if necessary, further refines and updates the switch type previously determined.
Furthermore, with respect to baud rate unblocking, our inventive terminal adapter detects instances of baud rate mismatch, through excessive communication errors for a known, e.
g.
, user, input, and forces the adapter to relinquish its fixed speed setting and automatically return to autobaud operation.
As a result, the adapter is then able to match its serial communication speed with that of the DTE, e



Related patents
  A/D, D/A Converter for PCM transmission system
It is, therefore, an object of the present invention to provdide a codec which can be commonly adopted in transmission systems which use read/write clocks having a ...
  Start-stop synchronous communication speed detecting apparatus
It is an object of the present invention to provide a start-stop synchronous communication speed detecting apparatus capable of detecting a communication speed without ...
  Modem for connection to a telephone line through a either portable computer connector or a docking station
It is therefore one object of the present invention to provide an improved telephone connection via a modem in a portable (laptop) computer which has a docking station. I...
  Adaptive time division duplexing method and apparatus for dynamic bandwidth allocation within a wireless communication system
The present invention is an adaptive time division duplexing (ATDD) method and apparatus for duplexing transmissions in wireless communication systems. The present ATDD ...
  Fast retrain based on communication profiles for a digital modem
A digital modem that supports fast retrain based on communication profiles according to the present invention includes a memory that stores a plurality of communication ...
  Digital phase locked loop having coarse and fine stepsize variable delay lines
It is therefore an object of the present invention to provide a digital phase locked loop having reduced jitter. According to the present invention, there is provided a ...
  ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
An ASIC cell implementation of an ADB bus controller for the Apple Desktop Bus has a system interface for connecting to a computer system, and an ADB Interface for ...
  System for initializing a self-timed link
Briefly, the present invention satisfies the need for a way to initialize a self-timed link by providing a protocol that takes into account the unreliable data patterns ...
  System and method for alleviating skew in a bus
The present invention provides a most signal skew tolerant timing window for signal transfer in relation to the capture clock timing. The teaching of this invention is ...
  Phase-locked loop or delay-locked loop circuitry for programmable logic devices
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing PLL or DLL circuitry on a programmable logic ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved