Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related Data-recovery-apparatus-and-methods

 Start-stop synchronous communication speed detecting apparatus
It is an object of the present invention to provide a start-stop synchronous communication speed ...


 Modem for connection to a telephone line through a either portable computer connector or a docking station
It is therefore one object of the present invention to provide an improved telephone connection via ...


 Adaptive time division duplexing method and apparatus for dynamic bandwidth allocation within a wireless communication system
The present invention is an adaptive time division duplexing (ATDD) method and apparatus for ...


 Fast retrain based on communication profiles for a digital modem
A digital modem that supports fast retrain based on communication profiles according to the present ...


 Digital phase locked loop having coarse and fine stepsize variable delay lines
It is therefore an object of the present invention to provide a digital phase locked loop having ...


 ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
An ASIC cell implementation of an ADB bus controller for the Apple Desktop Bus has a system ...


 System for initializing a self-timed link
Briefly, the present invention satisfies the need for a way to initialize a self-timed link by ...


 System and method for alleviating skew in a bus
The present invention provides a most signal skew tolerant timing window for signal transfer in ...


 Phase-locked loop or delay-locked loop circuitry for programmable logic devices
These and other objects of the invention are accomplished in accordance with the principles of the ...


 Parallel data bus integrated clocking and control
A clock is always needed with transmitted data in order to define the position of individual bits ...


 Data recovery apparatus and methods

Details
Inventors: Mallard, Jr., William C.;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Chin; Stephen
Assistant Examiner: Vo; Don N.
Attorney, Agent or Firm: Kozik; Kenneth F., Johnston; A. Sidney

Data recovery apparatus for receiving two channels of data signal portions skewed in time and recovering from them two data signal portions synchronized with a con, non clock signal. The apparatus includes a phase comparator circuit and a latch circuit associated with each channel of data signals, a single voltage controlled oscillator that generates a clock signal VCO-CLK in response to a VCO control signal and a single charge pumping circuit for generating the VCO control signal. Each phase comparator circuit receives its associated channel of data signal portions and the VCO-CLK signal and generates pump-up/pump-down signals applied to the charge pumping circuit. Each latch circuit is triggered by a selected edge of the VCO-CLK signal, so that the latch circuits respectively provide recovered data signal portions synchronized with the VCO-CLK signal, which may then be recombined in the same sequence as they were originally divided from a common high data-rate signal.

DETAILED DESCRIPTION The present invention has been made in view of the above circumstances and has as an object to provide data recovery apparatus for recovering data from multiple low data-rate data streams, without requiring the use of separate circuitry to eliminate the time skew from the data streams.
Additional objects and advantages of the invention will be set forth in part in the description which follows and in part will be obvious from the description, or may be learned by practice of the invention.
The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.
To achieve the objects and in accordance with the purpose of the invention, as embodied and broadly described herein, the present invention is directed to data recovery apparatus for the recovery of N channels of binary and/or equivalent encoded versions of data signal portions from N effectively separate transmission paths, where N is an integer, the N channels of binary data signal portions being respectively transmitted in synchronism into the N transmission paths.
The data recovery apparatus comprises voltage-controlled oscillator (VCO) means, responsive to a VCO control signal, for generating a VCO clock signal having the frequency (determined by the VCO control signal, and phase comparator means, responsive to the VCO clock signal and the N channels of binary data signal portions, for providing a phase difference control signal which represents phase differences between the VCO clock signal and the N channels of binary data signal portions.
The data recovery apparatus also comprises memory means, including inputs for receiving the N channels of binary data signal portions and responsive to the VCO clock signal, for storing data of the N channels of binary data signal portions at a predetermined phase of each clock period of the VCO clock signal, and control means, responsive to the phase difference control signal, for generating the VCO control signal effective to maintain a relatively low respective phase difference between the VCO clock signal and each of the N channels of binary data signal portions



Related patents
  Multiplexing digital communication system
OF A PREFERRED EMBODIMENT FIG. 1 shows system components that can be incorporated into a broadband or high speed communication system, such as a cable television (CATV) ...
  Distributed clocking system
OF THE DRAWINGS An example of a distributed switching network is illustrated in FIG. 1 for interconnecting various types of voice and data equipment. The basic building ...
  Distributed clocking system
OF THE DRAWINGS An example of a distributed switching network is illustrated in FIG. 1 for interconnecting various types of voice and data equipment. The basic building ...
  Integrated processor system adapted for portable personal information devices
The problems outlined above are in large part solved by a highly integrated, low-power integrated processor in accordance with the present invention. The integrated ...
  Method of synchronization status message processing in transmission apparatus
Accordingly, an object of the present invention is to lighten the load on the master shelf by dispersing the synchronization status message detection processing among ...
  Docking station
What is claimed is: 1. A docking station, comprising: a platform; a motion control mechanism operably coupled to said platform; a power source operably coupled to said ...
  Network clock synchronization
According to the present invention, there is provided a network comprising an exchange having a masterclock and a number of subscriber stations connected to the exchange ...
  Digital delay system and method for digital cross connect telecommunication systems
The present invention provides a digital delay system and method for a digital cross connect system that substantially eliminates or reduces disadvantages and problems ...
  Apparatus for an improved ISDN terminal adapter having baud rate unblocking and methods for use therein
The present invention overcomes the deficiencies in the art and satisfies this need by providing an ISDN terminal adapter which provides automatic ISDN switch detection, ...
  A/D, D/A Converter for PCM transmission system
It is, therefore, an object of the present invention to provdide a codec which can be commonly adopted in transmission systems which use read/write clocks having a ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved