Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related Fast-retrain-based-on-communication-profiles-for-a-digital-modem

 Multiple clock synthesizer
In a preferred embodiment of the invention, there is provided a multiple clock synthesizer having ...


 Phase and frequency adjustable digital phase lock logic system
According to the present invention, a phase lock logic system is provided for determining (i) the ...


 Digital phase alignment and integrated multichannel transceiver employing same
We claim: 1. A synchronizer for phase aligning an input signal, having a data transition, with a ...


 Spread spectrum communication apparatus
It is an object of the invention to rapidly and properly set a transmission power. Another object ...


 Station of a TDMA communication network capable of quickly changing communication traffic without causing an overlap between transmission bursts
What is claimed is: 1. In a terrestrial station of a time division multiple access communication ...


 Advanced technology anti-G suit
Referring now to FIG. 1 of the drawings, there is shown a simplified perspective view of an anti-G ...


 Multiple satellite repeater capacity loading with multiple spread spectrum gateway antennas
This invention is directed to a communication system, and to a method executed by same, for ...


 Partial-response-channel precoding
In the HDTV system shown in FIG. 1, binary input data in the form of an HDTV signal is generated ...


 Method of digital transmission of messages using dynamic-range-limited precoding
An object of the invention is to reduce the dynamic range of the received signal in a digital ...


 Adaptive pre-equalizer for use in data communications equipment
In accordance with the invention, the foregoing error propagation problem is solved by using the ...


 Fast retrain based on communication profiles for a digital modem

Details
Inventors: Hamdi, Rabah S.;
Assignee: Compaq Computer Corporation (Houston, TX)
Primary Examiner: Chin; Stephen
Assistant Examiner: Jiang; Lenny
Attorney, Agent or Firm: Akin, Gump, Strauss, Hauer & Feld, LLP

A digital modem for operating in a splitterless environment that supports fast retrain based on communication profiles. The modem includes a memory that stores a plurality of communication profiles, ADSL communication logic that sends and receives information via a phone line and that operates according to any one of the plurality of communication profiles, and signal quality monitor logic that continuously monitors communication on the phone line. The monitor logic provides a signal change indication if the signal quality changes by at least a predetermined amount. The modem further includes fast retrain logic that selects another one of the profiles stored in the memory in response to the signal change indication, that retrains the communication logic to operate according to the selected profile and that cooperates with the communication logic to transmit a fast retrain indication via the phone line to the central office ADSL modem. The digital modem may also include training or measurement logic that determines the communication characteristics of the phone line, that generates a corresponding profile and that sends the new profile to the other modem via the phone lines.

DETAILED DESCRIPTION A digital modem that supports fast retrain based on communication profiles according to the present invention includes a memory that stores a plurality of communication profiles.
The modem also includes communication logic that sends and receives information via a transmission medium and that operates according to any one of the plurality of communication profiles, and monitor logic that continuously monitors communication by the communication logic on the transmission medium according to any one of the plurality of communication profiles and that provides a signal change indication if the communication characteristics change by at least a predetermined amount.
The modem further includes fast retrain logic that selects another one of the communication profiles stored in the memory in response to the signal change indication, that retrains the communication logic to operate according to the selected communication profile and that cooperates with the communication logic to transmit a fast retrain indication via the transmission medium.
In the embodiments illustrated, the digital modem is an ADSL modem that operates according to the Discrete MultiTone (DMT) modulation method using a plurality of upstream and downstream tones, where each tone is within one of a plurality of sub-channels or sub-frequencies of the transmission medium bandwidth.
The ADSL modem may operate at a home location without requiring a POTS splitter.
The ADSL modem, otherwise referred to as the Remote ADSL Termination Unit (ATU-R), communicates with a Central Office ADSL Termination Unit (ATU-C) located at the central office of the telephone company.
Because a POTS splitter is not present, the digital modem operates on the same phone lines or transmission medium as one or more standard telephones operating according to POTS.
In this manner, POTS signaling and on/off hook transitions of the telephones change the communication characteristics of the phone lines and affect ADSL communications.
The signal quality is compromised so that the same data rate may not be maintained



Related patents
  Digital phase locked loop having coarse and fine stepsize variable delay lines
It is therefore an object of the present invention to provide a digital phase locked loop having reduced jitter. According to the present invention, there is provided a ...
  ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
An ASIC cell implementation of an ADB bus controller for the Apple Desktop Bus has a system interface for connecting to a computer system, and an ADB Interface for ...
  System for initializing a self-timed link
Briefly, the present invention satisfies the need for a way to initialize a self-timed link by providing a protocol that takes into account the unreliable data patterns ...
  System and method for alleviating skew in a bus
The present invention provides a most signal skew tolerant timing window for signal transfer in relation to the capture clock timing. The teaching of this invention is ...
  Phase-locked loop or delay-locked loop circuitry for programmable logic devices
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing PLL or DLL circuitry on a programmable logic ...
  Parallel data bus integrated clocking and control
A clock is always needed with transmitted data in order to define the position of individual bits in the data sequences. If the clock is directly transmitted, such a ...
  Synchronizing signal detecting circuit
Accordingly, the present invention is directed to a synchronizing signal detecting circuit that substantially obviates one or more of the problems due to limitations and ...
  Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit
The present invention advantageously addresses the problems above as well as other problems by providing a balanced clock placement method that minimizes clock skew. In ...
  Phase detection circuit for stepwise measurement of a phase relation
It is an object of the invention to provide an accurate phase detection circuit comprising few circuit elements and operating unambiguously. According to the invention, ...
  Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
The present invention is made in view of the aforementioned problems and accordingly an object of the present invention is to provide a recording-reproducing clock ...

0.044

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved