Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related High-speed-squelch-circuit

 Phase-locked loop circuit and method
OF THE INVENTION Referring now to the drawings, FIG. 1 shows a block diagram of a first embodiment ...


 Data recovery apparatus and methods
The present invention has been made in view of the above circumstances and has as an object to ...


 Multiplexing digital communication system
OF A PREFERRED EMBODIMENT FIG. 1 shows system components that can be incorporated into a broadband ...


 Distributed clocking system
OF THE DRAWINGS An example of a distributed switching network is illustrated in FIG. 1 for ...


 Distributed clocking system
OF THE DRAWINGS An example of a distributed switching network is illustrated in FIG. 1 for ...


 Integrated processor system adapted for portable personal information devices
The problems outlined above are in large part solved by a highly integrated, low-power integrated ...


 Method of synchronization status message processing in transmission apparatus
Accordingly, an object of the present invention is to lighten the load on the master shelf by ...


 Docking station
What is claimed is: 1. A docking station, comprising: a platform; a motion control mechanism ...


 Network clock synchronization
According to the present invention, there is provided a network comprising an exchange having a ...


 Digital delay system and method for digital cross connect telecommunication systems
The present invention provides a digital delay system and method for a digital cross connect system ...


 High speed squelch circuit

Details
Inventors: Day, Charles M.;
Assignee: Motorola, Inc. (Corporate Offices) (Schaumburg, IL)
Primary Examiner: Chin; Tommy P.
Assistant Examiner:
Attorney, Agent or Firm: Scheer; James W., Gillman; James W.

A high frequency squelch circuit for communications receivers with relatively long time delay when operating on weak signals with a short time delay on strong signals which completely eliminates any audible noise burst, and with continuously variable delay as an inverse function of signal strength at intermediate signal levels. The high speed squelch performance is achieved without degrading chatter performance by operating at frequencies above the audio range and utilizing wider noise bandwidth.

DETAILED DESCRIPTION It is, accordingly, the principle object of this invention to provide a novel and improved squelch circuit wherein the effective time constant under strong signal conditions is short enough to completely eliminate the noise burst in the audio at the end of the received transmission.
Another object of the invention is to provide a variable time constant, which allows a long time constant under weak signal condition and varies the time constant proportional to the RF signal strength such that under strong signal conditions the audible noise burst is completely eliminated.
Briefly, in accordance with one embodiment of the invention, a filter circuit is adapted to receive detected noise voltage from a receiver and is responsive to high frequency noise above the audio frequency range (preferably frequencies from 40 kHz to 100 kHz).
The filter circuit filters the detected noise voltage to develop a filtered noise voltage which is composed of a wide bandwidth of noise frequencies above the audio frequency range.
This filtered noise voltage is coupled to a squelch control circuit whic develops a squelch control voltage in response to the filtered noise voltage.
According to another feature of the invention, circuitry is provided to amplify the filtered noise voltage and to limit the amplified noise voltage from the filter circuit.
This amplified, limited and filtered noise signal is then coupled to the squelch control circuit.
According to yet another feature of the invention, the squelch control circuit utilizes a relatively long time to respond to the noise voltage under weak signal conditions and varies the time to respond proportional to the RF signal strength under strong signal conditions.
The invention as herein described provides the overall muting speeds necessary to achieve total squelch tail elimination.
In addition, the circuit can achieve these speeds without serious degradation of the squelch circuit chatter, clamping and lock-up performance by sampling a wide band of high frequency noise



Related patents
  Muting circuit
What is claimed is: 1. In a receiver including carrier selection means for tuning to a selected signal and further including an information signal demodulator coupled to ...
  Data eye monitor
I claim: 1. A data eye monitor for a data input signal comprising: first means for comparing said input signal to a fixed reference voltage; second means for comparing ...
  Single-sideband radiotelephone system
The present invention relates to a single-sideband radio system which may be used for radiotelephone, radioteletype or for other uses in which at least two audio ...
  Wideband FM modulator and AFC control loop therefor
The present invention pertains to an improved digital frequency discriminator for use in a wideband FM modulator, which discriminator utilizes a stable reference ...
  Extremely accurate automatic frequency control circuit and method therefor
The above and other objects are achieved by an automatic frequency control circuit which receives an input signal exhibiting an unknown frequency and resolves the ...
  Receiver data gate with automatic gain control
OF THE PREFERRED EMBODIMENT Referring to the Figure, a telephone system, such as a private branch exchange ("PBX") 10 is schematically illustrated. The PBX 10 includes ...
  Picture transmission system using secondary differential variable sampling rate coding
Accordingly, the principal object of the present invention is to provide a picture transmission system which can improve compression efficiency and remove errors caused ...
  Method of rapidly controlling the frequency of a coherent radio receiver and apparatus for carrying out the method
I claim: 1. A method for controlling the frequency of a radio receiver wherein a channel subjected to interference is used to receive signal sequences including at least ...
  Recorder actuator for communication lines
What is claimed is: 1. An adapter circuit to connect a tape recorder to the input line of a telephone to initiate recording responsive to the voltage drop in the input ...
  High speed on-chip clock phase generating system
It is the principal object of the present invention to provide a novel clock system for a processing system that has a synchronized clock circuit on each logic chip in ...

0.074

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved