 Method for dynamically allocating wireless communication resources |
| We claim: 1. In a TDM wireless communication system that includes a plurality of communication ... |
|
| Scheduling mechanism for network adapter to minimize latency and guarantee background processing time |
| The present invention resides in a network adapter scheduling method, and corresponding apparatus, ... |
|
| Input/output cache |
| It is therefore an object of the present invention to provide a system memory to input/output ... |
|
| System and method for transmitting data from a server application to more than one client node |
| The invention relates to a system and method for transmitting the same data to more than one client ... |
|
| Apparatus for delaying and recording time code signals |
| It is an object of the present invention to provide a time code signal recording circuit wherein ... |
|
| High-speed digital PLL device |
| An object of the present invention is to eliminate the above problems, and to provide a high-speed P... |
|
| Magnetic disk storage apparatus with phase sync circuit having controllable response characteristic |
| In recent years, a technique has been proposed to write data with a predetermined constant linear ... |
|
| Method and apparatus for CT image registration |
| OF PREFERRED EMBODIMENTS As a step towards an accurate and clinically applicable registration, the ... |
|
|
Method for allocating system resources in a hierarchical bus structure
| Details |
Inventors: Dunham, Scott Neil;
Assignee: International Business Machines Corp. (Armonk, NY)
Primary Examiner: Sheikh; Ayaz R.
Assistant Examiner: Pancholi; Jigar
Attorney, Agent or Firm: McKinley; Martin J.
The system resources in a computer system having a multi-level, hierarchical bus structure are allocated by determining the address resource requirement of the devices and lower level PCI-PCI bridges, if any, subordinate to every higher level bridge by receiving address resource requirement information from each device and each lower level bridge, if any. Then, the address value of resource address requirement of the devices and lower level bridges requiring specific address allocation are sorted in an ascending order. Next, the size of resource address requirement of the devices and lower level bridges with non-specified address allocation is sorted in an descending order. Finally, the sorted list is grouped by an first fit algorithm to determine the resource allocation for each device within the bus hierarchy. |
|
DETAILED DESCRIPTION What is claimed is: 1.
A method for allocating system resource address space for devices attached to a hierarchical bus structure, said hierarchical bus structure comprising a plurality of higher level and lower level buses coupled to each other via corresponding bus bridges, comprising iterative steps of: a) determining the address resource requirement of the devices and lower level bridges subordinate to every higher level bridge by receiving address resource requirement information from each device and each lower level bridge; b) grouping the devices and lower level bridges with specified address space requirement by sorting the address value of their system resource address space requirement in an ascending order; c) grouping the devices and lower level bridges with non-specified address space requirement by sorting the alignment of their system resource address space requirement in a descending order; d) grouping the devices and lower level bridges by performing a first fit algorithm; and e) obtaining one overall resource requirement based on the result of the first fit algorithm.
2.
The method of claim 1, wherein the system resource address space comprises I/O address space.
3.
The method of claim 1, wherein the system resource address space comprises memory address space.
4.
The method of claim 1, wherein the system resource address space comprises prefetchable memory address space.
5.
The method of claim 1, wherein the grouping of the system resource address space comprises the step of filling the address space gap created by grouping of step b) by first fitting the system resource address space requirement of resulted from grouping of step c).
6.
The method of claim 1, wherein the hierarchical bus structure comprises a PCI compliant bus structure and the bus bridges comprise PCI-PCI bus bridges.
Description:
BACKGROUND OF THE INVENTION The present invention relates to personal computer systems and more particularly to allocating system resources in a computer system having hierarchical bus architecture
|
| Related patents |
|
|
Air-cooled information processing apparatus having cooling air fan, sub-fan, and plural separated cooling air flow channels
Accordingly, it is a first object of the present invention to provide an air-cooled information processing apparatus in which, using a cooling system of a limited ...
|
|
|
Computer system with PCI repeater between primary bus and second bus
A computer system of the present invention includes a PCI bridge or repeater to increase the number of capacitive loads on a PCI bus without requiring significant ...
|
|
|
Batch fabricated semiconductor micro-switch
FIG. 1 is a top view of a lower structural member 101 of a micro-switch 1 in accordance with one embodiment of the present invention. As described in more detail below, ...
|
|
|
Method and apparatus providing programmable decode modes for secondary PCI bus interfaces
In accordance with one aspect of the invention, error conditions are avoided on a secondary PCI bus employing a private address space by implementing "subtractive ...
|
|
|
Method and apparatus for dispatching multiple interrupt requests simultaneously
The present invention provides an improved interrupt processing method and apparatus particularly well-suited for use in a multiprocessor interrupt controller. The ...
|
|
|
Apparatus for and method of communicating among devices interconnected on a bus
In view of the above identified limitations of the related art, it is an object of the invention to provide efficient communication among devices communicatively linked ...
|
|
|
Obstacle detecting apparatus using ultrasonic waves
Accordingly, it is the primary object of this invention to provide an obstacle detecting apparatus using ultrasonic waves, wherein an ultrasonic transmitter-receiver and ...
|
|
|
Ultrasonic sensor system
OF THE INVENTION Referring to FIGS. 1 and 2, a doorway is shown in a wall W, the doorway including conventional framing, typically metal for commercial door fronts, ...
|
|
|
Flash analog-to-digital converter with logarithmic/linear threshold voltages
What is claimed: 1. In combination, a member provided with an electrically resistive material on one surface of the member, the member being defined by first and second ...
|
|
|
Traffic information radio signal receiver
I claim: 1. In a radio receiver having a radio signal receiving stage (10) providing program signals and traffic information signals, an audio stage providing audio ...
|
|
|
Multiplexer-related 
