Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Multiplexer-related Network-clock-synchronization

 System and method for alleviating skew in a bus
The present invention provides a most signal skew tolerant timing window for signal transfer in ...


 Phase-locked loop or delay-locked loop circuitry for programmable logic devices
These and other objects of the invention are accomplished in accordance with the principles of the ...


 Parallel data bus integrated clocking and control
A clock is always needed with transmitted data in order to define the position of individual bits ...


 Synchronizing signal detecting circuit
Accordingly, the present invention is directed to a synchronizing signal detecting circuit that ...


 Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit
The present invention advantageously addresses the problems above as well as other problems by ...


 Phase detection circuit for stepwise measurement of a phase relation
It is an object of the invention to provide an accurate phase detection circuit comprising few ...


 Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock
The present invention is made in view of the aforementioned problems and accordingly an object of ...


 Multiple clock synthesizer
In a preferred embodiment of the invention, there is provided a multiple clock synthesizer having ...


 Phase and frequency adjustable digital phase lock logic system
According to the present invention, a phase lock logic system is provided for determining (i) the ...


 Digital phase alignment and integrated multichannel transceiver employing same
We claim: 1. A synchronizer for phase aligning an input signal, having a data transition, with a ...


 Network clock synchronization

Details
Inventors: Ballance, John W.;
Assignee: British Telecommunications Public Limited Company (London, GB)
Primary Examiner: Safourek; Benedict V.
Assistant Examiner:
Attorney, Agent or Firm: Nixon & Vanderhye

In a network including an exchange having a masterclock and a number of subscriber stations connected to the exchange, the exchange includes a delay line which receives incoming data. Samples are taken from different taps of the delay line and the tap carrying data in phase with the masterclock is identified and used to output data. In a preferred example, the network is an optical network carrying data cells.

DETAILED DESCRIPTION According to the present invention, there is provided a network comprising an exchange having a masterclock and a number of subscriber stations connected to the exchange and arranged to communicate data cells with the exchange, the subscriber stations being arranged to recover the masterclock frequency from data received from the exchange and to transmit data to the exchange at that masterclock frequency, the exchange including a delay line arranged to receive incoming data cells, means to sample data from different taps of the delay line and means to determine from the sampled data which tap carries data optimally in phase with the masterclock and to select that for outputting a data cell accordingly.
The present invention provides a system with a combination of features which together overcome the disadvantages of the above described systems.
The present invention uses a single clock in the head-end station but instead of attempting to recover an appropriate clock for the incoming data uses a delay line to provide a progressive delay for the data, and then identifies the tap from the delay line which carries data having a phase appropriate to the masterclock.
In this manner the exchange is capable of handling data transmitted from subscriber stations with a phase which varies arbitrarily with respect to the system clock.
It is therefore sufficient for the subscriber stations to time the retransmission of data to an accuracy of no more than one clock cycle.
At the same time, because the entire system is locked to a single masterclock frequency there is not the continual phase drift encountered with systems such as that described in the above cited U.
S.
patent.
It is therefore sufficient for a single phase determination to be made for an entire cell transmitted by a given termination.
The choice of a tap to output a current cell may be made on the basis of determinations made for one or more preceding cells from the same subscriber station.
Preferably the data cells transmitted by the subscriber stations include a header portion having a predetermined bit pattern and the means to determine includes means to identify the position of the predetermined bit pattern within the sampled data and to select the appropriate tap accordingly



Related patents
  Digital delay system and method for digital cross connect telecommunication systems
The present invention provides a digital delay system and method for a digital cross connect system that substantially eliminates or reduces disadvantages and problems ...
  Apparatus for an improved ISDN terminal adapter having baud rate unblocking and methods for use therein
The present invention overcomes the deficiencies in the art and satisfies this need by providing an ISDN terminal adapter which provides automatic ISDN switch detection, ...
  A/D, D/A Converter for PCM transmission system
It is, therefore, an object of the present invention to provdide a codec which can be commonly adopted in transmission systems which use read/write clocks having a ...
  Start-stop synchronous communication speed detecting apparatus
It is an object of the present invention to provide a start-stop synchronous communication speed detecting apparatus capable of detecting a communication speed without ...
  Modem for connection to a telephone line through a either portable computer connector or a docking station
It is therefore one object of the present invention to provide an improved telephone connection via a modem in a portable (laptop) computer which has a docking station. I...
  Adaptive time division duplexing method and apparatus for dynamic bandwidth allocation within a wireless communication system
The present invention is an adaptive time division duplexing (ATDD) method and apparatus for duplexing transmissions in wireless communication systems. The present ATDD ...
  Fast retrain based on communication profiles for a digital modem
A digital modem that supports fast retrain based on communication profiles according to the present invention includes a memory that stores a plurality of communication ...
  Digital phase locked loop having coarse and fine stepsize variable delay lines
It is therefore an object of the present invention to provide a digital phase locked loop having reduced jitter. According to the present invention, there is provided a ...
  ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
An ASIC cell implementation of an ADB bus controller for the Apple Desktop Bus has a system interface for connecting to a computer system, and an ADB Interface for ...
  System for initializing a self-timed link
Briefly, the present invention satisfies the need for a way to initialize a self-timed link by providing a protocol that takes into account the unreliable data patterns ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved