Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

Multiplexer-related

System-for-initializing-a-self-timed-link

Spread spectrum communication apparatus

It is an object of the invention to rapidly and properly set a transmission power. Another object ...

Station of a TDMA communication network capable of quickly changing communication traffic without causing an overlap between transmission bursts

What is claimed is: 1. In a terrestrial station of a time division multiple access communication ...

Advanced technology anti-G suit

Referring now to FIG. 1 of the drawings, there is shown a simplified perspective view of an anti-G ...

Multiple satellite repeater capacity loading with multiple spread spectrum gateway antennas

This invention is directed to a communication system, and to a method executed by same, for ...

Partial-response-channel precoding

In the HDTV system shown in FIG. 1, binary input data in the form of an HDTV signal is generated ...

Method of digital transmission of messages using dynamic-range-limited precoding

An object of the invention is to reduce the dynamic range of the received signal in a digital ...

Adaptive pre-equalizer for use in data communications equipment

In accordance with the invention, the foregoing error propagation problem is solved by using the ...

Transmission method and apparatus employing trellis-augmented precoding

The principles of the invention, which can be designated as "trellis-augmented preceding", will be ...

Device and method for precoding data signals for PCM transmission

OF A PREFERRED EMBODIMENT There is first described below a technique for PCM downstream spectral ...

Cell signal processing circuit and optical switch apparatus using the same

It is a principal object of the present invention to provide a cell signal processing circuit which ...

System for initializing a self-timed link

Details

Inventors: Barkey, Kathy Sue; Garmire, Derrick LeRoy; Roman, Harold Edgar; Smyth, Daniel Gerard;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Butler; Dennis M.
Assistant Examiner:
Attorney, Agent or Firm: Gonzalez, Esq.; Floyd A. Heslin & Rothenberg, P.C., Reinke, Esq.; Wayne F.

A self-timed link between two elements in a computer system is initialized. Each element sends an initialization request to the other. If successfully received, the elements exchange signals with oscillation-free segments over multiple clock cycles. If successful, the elements indicate to each other that initialization is complete. Optionally, a link operation parameter can be sent with the initialization complete indication for post-initialization link control.

DETAILED DESCRIPTION Briefly, the present invention satisfies the need for a way to initialize a self-timed link by providing a protocol that takes into account the unreliable data patterns produced before initialization.
In accordance with the above, it is an object of the present invention to provide a way initialize a self-timed link in a data processing system It is a further object of the present invention to provide a way to initialize a self-timed link between two elements in a data processing system that involves the elements communicating with each other.
The present invention provides a means for initializing a self-timed link between a first element and a second element in a data processing system wherein the first element determines whether the second element is ready to begin initializing the link, and the second element determines whether the first element is ready to begin initializing the link.
These, and other objects, features and advantages of this invention will become apparent from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings.

Related patents

	System and method for alleviating skew in a bus The present invention provides a most signal skew tolerant timing window for signal transfer in relation to the capture clock timing. The teaching of this invention is ...
	Phase-locked loop or delay-locked loop circuitry for programmable logic devices These and other objects of the invention are accomplished in accordance with the principles of the invention by providing PLL or DLL circuitry on a programmable logic ...
	Parallel data bus integrated clocking and control A clock is always needed with transmitted data in order to define the position of individual bits in the data sequences. If the clock is directly transmitted, such a ...
	Synchronizing signal detecting circuit Accordingly, the present invention is directed to a synchronizing signal detecting circuit that substantially obviates one or more of the problems due to limitations and ...
	Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit The present invention advantageously addresses the problems above as well as other problems by providing a balanced clock placement method that minimizes clock skew. In ...
	Phase detection circuit for stepwise measurement of a phase relation It is an object of the invention to provide an accurate phase detection circuit comprising few circuit elements and operating unambiguously. According to the invention, ...
	Clock generator circuit and a synchronizing signal detection method in a sampled format system and a phase comparator circuit suited for generation of the clock The present invention is made in view of the aforementioned problems and accordingly an object of the present invention is to provide a recording-reproducing clock ...
	Multiple clock synthesizer In a preferred embodiment of the invention, there is provided a multiple clock synthesizer having an oscillator for providing a train of pulses corresponding to a base ...
	Phase and frequency adjustable digital phase lock logic system According to the present invention, a phase lock logic system is provided for determining (i) the delay or phase shift of a received composite signal with respect to a ...
	Digital phase alignment and integrated multichannel transceiver employing same We claim: 1. A synchronizer for phase aligning an input signal, having a data transition, with a reference clock signal, said synchronizer comprising: a delay circuit ...

0.024
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved