|
|
Fast switching circuit
What is claimed is: 1. In a circuit in which first and second switching transistors driven by complementary input signals, have their conduction paths connected between ...
|
|
|
Complementary input circuit with nonlinear front end and partially coupled latch
It is therefore an object of this invention to provide a fast, low power input circuit having good level detection for transfering the state of an external input to the ...
|
|
|
Sampling and holding circuit for signal having low sampling residual component, especially for the dual sampling of a correlated signal given by a charge-transfer device
The aim of the invention is to remove the above disadvantages. To this end, the object of the invention is a sampling and holding circuit for signal having low sampling ...
|
|
|
Power switched logic gates
An object of the present invention is to provide an improved complementary field effect transistor logic gate which will not provide an output when deselected as a ...
|
|
|
Clock regeneration circuit
It is an object of the present invention to provide an improved large number of clock regeneration circuits wherein the individual regeneration circuits can be ...
|
|
|
CMOS differential-amplifier sense amplifier
An object of the present invention is to provide an improved sense amplifier. Another object of the invention is to provide an improved differential-amplifier sense ...
|
|
|
Variable frequency system having linear combination of charge pump and voltage controlled oscillator
It is an object of the present invention to provide a charge pump/voltage controlled oscillator combination with a substantially constant transfer function even for ...
|
|
|
Method and means for diagnostic testing of CCD memories
What is claimed is: 1. In a charge coupled memory device having a reference voltage node for receiving a reference voltage and a first and a second external pin for ...
|
|
|
Fiber optic receiver having a method and an apparatus for data clock extraction
Accordingly, the present invention involves a data clock extractor comprising a full wave rectifier providing an output signal having peaks corresponding to transitions ...
|
|
|
Disturbance resistant data storage circuit
The present invention provides an improvement over the circuit described above in providing a further transistor for each one of the input transistors, the cross-coupled ...
|