 Method and apparatus for snoop stretching using signals that convey snoop results |
| The present invention provides a protocol and related apparatus for snoop stretching in a computer ... |
|
|
Beam index color cathode ray tube with color-identifying patterns of stripes disposed in beam run-in area of display surface
| Details |
Inventors: Shinkai, Kinya;
Assignee: Sony Corporation (Tokyo, JP)
Primary Examiner: Groody; James J.
Assistant Examiner: Svihla; Randall S.
Attorney, Agent or Firm: Eslinger; Lewis H., Sinderbrand; Alvin
A television receiver in which a plurality of picture-displaying fluorescent lines (3), which are disposed on a screen (2) as the display surface of a cathode ray-tube so as to extend in the horizontal direction (in the direction of the arrow X) as the beam main-scanning direction, and in the vertical direction (in the direction of the arrow Y) as the beam sub-scanning direction, and a single electron beam is arranged to scan across the screen (2) to display a picture. The television receiver has two kinds of beam detection stripes (5A), (5B) disposed in each respective guard band portion between adjacent fluorescent lines (3) so as to be parallel to the fluorescent lines (3). On the basis of beam detection signals independently taken from the beam detection stripes (5A), (5B) in correspondence to beam spots (S) of the electron beam on the screen (2), the vertical positions (in the direction of the arrow Y) of the electron beam spots (S) with respect to the fluorescent lines (3) are controlled. For the beam detection stripes, it is possible to employ index fluorescent stripes employing two kinds of fluorescent substances or a pair of comb electrodes. |
|
DETAILED DESCRIPTION What is claimed is: 1.
A television receiver characterized in that a plurality of image-displaying fluorescent lines are disposed on a display surface of a cathode ray tube so as to extend along a main-scanning direction of an electron beam, said lines are disposed in a side-by-side relationship in a sub-scanning direction normal to said main-scanning direction, first and second beam detection stripes are alternately arranged on guard band portions that are disposed parallel to and between adjacent ones of said fluorescent lines, said first and second beam detection stripes being so adapted that corresponding first and second beam detection signals can be respectively obtained from said stripes, and in that the position of the electron beam relative to said fluorescent lines is compensated on the basis of said first and second beam detection signals obtained respectively from said first and second beam detection stripes and in that said beam detection stripes are extended outwardly to a beam run-in area of a raster area of said display surface and include color identifying means extending in said sub-scanning direction added to said beam detection stripe portions disposed in said run-in area.
2.
The television receiver as claimed in claim 1 characterized in that index stripes 5A, 5B formed by two distinct kinds of fluorescent materials which produce light of different color temperatures are used as said first and second beam detection stripes and in that light emitted from said first and second index stripes 5A, 5B is sensed by respective first and second light sensors 23A, 23B.
3.
The television receiver as claimed in claim 1 characterized in that two comb electrodes 51, 52 are used as said first and second beam detection stripes and in that respective terminals of these comb electrodes 51, 52 are taken out of the cathode ray tube.
4.
The television receiver as claimed in claim 1 characterized in that a difference between said first and second beam detection signals derived from said first and second beam detection stripes is produced by a difference circuit 35 and an output therefrom is used for controlling the position of said electron beam in said sub-scanning direction
|
| Related patents |
|
|
Method and apparatus for displaying an enlarged image on multiple monitors to form a composite image
What is claimed is: 1. A method for displaying an image from video signals, comprising the steps of: generating video signals indicative of an interlaced image, said ...
|
|
|
Sonar flasher speed control
This and other objects are realized and the limitations of the prior art are overcome in this invention by utilizing the first electrical pulse, which is used to ...
|
|
|
Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems
Under the present invention, the desired results are advantageously achieved by providing the cache controller of a hybrid write back/write through cache of an ...
|
|
|
Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
It is an object of the present invention to provide a cache memory control method which is suitable for all kinds of software architectures. It is another object of the ...
|
|
|
Method and system for efficient maintenance of data coherency in a multiprocessor system utilizing cache synchronization
It is therefore one object of the present invention to provide enhanced data coherency in a data processing system. It is another object of the present invention to ...
|
|
|
Dynamic mechanism to upgrade o state memory-consistent cache lines
In view of the above and other shortcomings in the art recognized by the present invention, the present invention introduces an O cache consistency state that permits ...
|
|
|
Non-volatile semiconductor memory capable of readily erasing data
Therefore, one object of the present invention is to provide a non-volatile semiconductor memory in which the area occupied by one memory cell can be reduced. Another ...
|
|
|
Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
Embodiments of the present invention provide a main memory device and a process for maintaining, in a computer system, a consistent, periodically-updated, checkpoint ...
|
|
|
Interrupts between asynchronously operating CPUs in fault tolerant computer system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs typically executing the same instruction stream, and has two identical,...
|
|
|
Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
In accordance with the present invention, memory accesses are reordered to improve efficiency. A memory controller is used to arbitrate memory access requests from a ...
|
|
|
Processing Data 
