Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Integrated-circuit-package-with-low-thermal-expansion-lead-pieces

 Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
In accordance with the present invention, memory accesses are reordered to improve efficiency. A ...


 Method and apparatus for snoop stretching using signals that convey snoop results
The present invention provides a protocol and related apparatus for snoop stretching in a computer ...


 Integrated circuit package with low-thermal expansion lead pieces

Details
Inventors: Tsuchiya, Masatoshi; Ogihara, Satoru; Kagohara, Hiromi; Otsuka, Kanji; Oishi, Tomoji;
Assignee: Hitachi, Ltd. (Tokyo, JP)
Primary Examiner: Pellinen; A. D.
Assistant Examiner: Williams; H. L.
Attorney, Agent or Firm: Antonelli, Terry & Wands

An integrated circuit package in which semiconductor elements mounted on an insulating substrate, ends of lead pieces introduced from the outside and wires that electrically connect them, are accommodated in a cell that is air-tightly defined by the substrate, a cap and a sealing glass. The lead pieces are composed of an alloy having a coefficient of thermal expansion nearly equal to, or smaller than, the coefficient of thermal expansion of the substrate. The alloy is an iron alloy which contains nickel and cobalt, and having a martensite transformation temperture of lower than -55.degree. C.

DETAILED DESCRIPTION The object of the present invention is to provide an integrated circuit package which is capable of preventing the glass layer from being cracked thereby maintaining increased reliability.
Along with the study to utilize the silicon carbide substrate, the inventors have prepared an integrated circuit package in which semiconductor elements were mounted on the silicon carbide substrate, ends of electric leads were connected to the semiconductor elements, portions where the leads were connected to the semiconductor elements were packaged with a sealing glass, and the electric leads were taken out to the external side through the glass accompanied, however, by a problem that the sealing glass was cracked and, particularly, the glass around the lead terminals was cracked.
Should that happen, a cell containing the semiconductor element is communicated with the open air, and moisture contained in the open air enters into the cell so that the device may malfunction.
It is considered that the sealing glass is cracked by the thermal stress produced by the lead material that has a large coefficient of thermal expansion.
In order to prevent the sealing glass from being cracked, it can generally be considered to use a lead material having a coefficient of thermal expansion that is in agreement with the coefficient of thermal expansion of the sealing glass.
Through the study, however, the inventors of the present invention have confirmed that in the case of the package of the present invention that employs a silicon carbide ceramics as the substrate, the sealing glass was not at all prevented from being cracked even when the coefficient of thermal expansion of the lead material was brought into agreement with the coefficient of thermal expansion of the glass.
The inventors therefore have furthered the study and have found the fact that the sealing glass can be very effectively prevented from being cracked if the coefficient of thermal expansion of the lead material is set to be nearly equal to, or smaller than, the coefficient of thermal expansion of the substrate, instead of selecting the coefficient of thermal expansion of the lead material relying upon the coefficient of thermal expansion of the glass as a reference



Related patents
  Beam index color cathode ray tube with color-identifying patterns of stripes disposed in beam run-in area of display surface
What is claimed is: 1. A television receiver characterized in that a plurality of image-displaying fluorescent lines are disposed on a display surface of a cathode ray ...
  Method and apparatus for displaying an enlarged image on multiple monitors to form a composite image
What is claimed is: 1. A method for displaying an image from video signals, comprising the steps of: generating video signals indicative of an interlaced image, said ...
  Sonar flasher speed control
This and other objects are realized and the limitations of the prior art are overcome in this invention by utilizing the first electrical pulse, which is used to ...
  Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems
Under the present invention, the desired results are advantageously achieved by providing the cache controller of a hybrid write back/write through cache of an ...
  Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
It is an object of the present invention to provide a cache memory control method which is suitable for all kinds of software architectures. It is another object of the ...
  Method and system for efficient maintenance of data coherency in a multiprocessor system utilizing cache synchronization
It is therefore one object of the present invention to provide enhanced data coherency in a data processing system. It is another object of the present invention to ...
  Dynamic mechanism to upgrade o state memory-consistent cache lines
In view of the above and other shortcomings in the art recognized by the present invention, the present invention introduces an O cache consistency state that permits ...
  Non-volatile semiconductor memory capable of readily erasing data
Therefore, one object of the present invention is to provide a non-volatile semiconductor memory in which the area occupied by one memory cell can be reduced. Another ...
  Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
Embodiments of the present invention provide a main memory device and a process for maintaining, in a computer system, a consistent, periodically-updated, checkpoint ...
  Interrupts between asynchronously operating CPUs in fault tolerant computer system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs typically executing the same instruction stream, and has two identical,...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved