Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Method-and-apparatus-for-displaying-an-enlarged-image-on-multiple-monitors-to-form-a-composite-image

 Method and apparatus for displaying an enlarged image on multiple monitors to form a composite image

Details
Inventors: Bahr, Edward;
Assignee: Imtech International, Inc. (New York, NY)
Primary Examiner: Kostak; Victor R.
Assistant Examiner:
Attorney, Agent or Firm: Darby & Darby

A method and apparatus for displaying an interlaced image on a plurality of display screens in which the lines of two fields of the image are replicated a plurality of times in a memory to produce an enlarged image, and determined lines from both of the fields are read out of the memory and combined with other lines of the same field for the production of the display screen signals.

DETAILED DESCRIPTION What is claimed is: 1.
A method for displaying an image from video signals, comprising the steps of: generating video signals indicative of an interlaced image, said video signals containing video field data in two interlaced fields, each of said fields comprising successively occurring video line data; enlarging the image by replicating the video line data; determining where replications of the video line data of each of the interlaced fields would result in distortion between the two interlaced fields; providing a selected combination of video line data in place of the replications which would result in said distortion; and displaying the enlarged image on a plurality of monitors each having successively occurring scan lines so that each of the monitors displays at most a respective portion of the enlarged image which is less than an entirety of the enlarged image and so that a composite of each portion displayed on the monitors together constitute the enlarged image, the step of displaying including interlacing the successively occurring scan lines for each respective one of said monitors, forming display signals for the video line data including that which was replicated and that which was provided, and correlating said display signals with said scan lines for the monitors so that each monitor will display only the respective portion of the enlarged image.
2.
The method of claim 1 further comprising blanking the video line data which cause said distortion and filling in the blanked lines with said combination of video line data.
3.
The method of claim 1 wherein said step of forming signals comprises selecting scan lines of a given field for application to a delay device, then adding and averaging the output of said delay device and a selected other scan line of said given field, whereby the corresponding line on said display device contains information from two scan lines of said given field.
4.
The method of claim 1, further comprising writing said video signals into memory and sequentially reading video line data contained in the video signals from said memory that are in correspondence with at least portions of adjacent ones of said successively occurring scan lines of a respective one of said interlaced fields for producing said display signals



Related patents
  Sonar flasher speed control
This and other objects are realized and the limitations of the prior art are overcome in this invention by utilizing the first electrical pulse, which is used to ...
  Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems
Under the present invention, the desired results are advantageously achieved by providing the cache controller of a hybrid write back/write through cache of an ...
  Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
It is an object of the present invention to provide a cache memory control method which is suitable for all kinds of software architectures. It is another object of the ...
  Method and system for efficient maintenance of data coherency in a multiprocessor system utilizing cache synchronization
It is therefore one object of the present invention to provide enhanced data coherency in a data processing system. It is another object of the present invention to ...
  Dynamic mechanism to upgrade o state memory-consistent cache lines
In view of the above and other shortcomings in the art recognized by the present invention, the present invention introduces an O cache consistency state that permits ...
  Non-volatile semiconductor memory capable of readily erasing data
Therefore, one object of the present invention is to provide a non-volatile semiconductor memory in which the area occupied by one memory cell can be reduced. Another ...
  Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
Embodiments of the present invention provide a main memory device and a process for maintaining, in a computer system, a consistent, periodically-updated, checkpoint ...
  Interrupts between asynchronously operating CPUs in fault tolerant computer system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs typically executing the same instruction stream, and has two identical,...
  Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
In accordance with the present invention, memory accesses are reordered to improve efficiency. A memory controller is used to arbitrate memory access requests from a ...
  Method and apparatus for snoop stretching using signals that convey snoop results
The present invention provides a protocol and related apparatus for snoop stretching in a computer system having at least one requesting agent for issuing bus ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved