Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Method-and-apparatus-for-synchronizing-data-received-in-an-accelerated-graphics-port-of-a-graphics-memory-system

 Network data flow control technique
We claim: 1. A system for controlling the flow of data in a communication network of the kind in ...


 Optical fiber cable service system provided with video on demand service
The object of the present invention is to provide an optical fiber cable service system capable of ...


 System for interactively distributing information services
The disadvantages heretofore associated with the prior art are overcome by the present invention. T...


 Facility for assigning transmission channels to terminals of a service-on-demand system
It is therefore an object of the invention to organize the assignment of transmission channels to ...


 Clock synchronous semiconductor memory device
What is claimed is: 1. A semiconductor memory device for taking in an external signal in ...


 Configuration memory for programmable logic device
It is therefore an object of the present invention to provide a programmable logic device which ...


 Serial access semiconductor memory having a reduced number of data registers
Accordingly, it is an object of the present invention to provide a serial access semiconductor ...


 Method and apparatus for the synchronization of a cascaded multi-channel data transmission
OF THE INVENTION An illustrative embodiment of the synchronization method and apparatus of the ...


 Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
The present invention discloses a method and apparatus for processing a packet of data received ...


 Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
The present invention is embodied in an apparatus, and related method, for synchronizing parallel ...


 Method and apparatus for synchronizing data received in an accelerated graphics port of a graphics memory system

Details
Inventors: Hammond, Maynard D.; Dewey, James M.;
Assignee: Hewlett-Packard Company (Palo Alto, CA)
Primary Examiner: Palys; Joseph E.
Assistant Examiner: Mai; Rijue
Attorney, Agent or Firm:

The present invention provides a method and apparatus for receiving and synchronizing data transmitted to a host interface unit of a graphics memory system on the rising and falling edges of a strobe signal in accordance with an accelerated graphics port (AGP) specification. An inner loop synchronization component, which is comprised in the host interface unit of the graphics memory system, receives data transmitted to the host interface unit on the falling and rising edges of a strobe signal and synchronizes the data to a PCI clock signal. The inner loop synchronization component comprises a first data transfer unit, a second data transfer unit and a control unit. The first data transfer unit comprises logic configured to capture the data transmitted on the falling edge of the strobe signal and to delay the captured data a predetermined number of cycles of the PCI clock before outputting the captured data from the first data transfer unit. The control unit detects the falling edge of the strobe signal and generates one or more timing signals based on the strobe signal. The rising edge of the strobe signal may or may not occur within the PCI clock cycle in which the falling edge of the strobe signal occurs. The second data transfer unit receives the timing signals generated by the control unit and utilizes the timing signals to capture the data transmitted on the rising edge of the strobe signal. The second data transfer unit then delays the captured data a predetermined number of cycles of the PCI clock before outputting the captured data from the second data transfer unit. The timing signals generated by the control unit are utilized by the second data transfer unit to ensure that the data transmitted on the rising edge of the strobe signal is output from the second data transfer unit in the same cycle of the PCI clock in which the data transmitted on the falling edge of the strobe signal is output from the first transfer unit.

DETAILED DESCRIPTION The present invention provides a method and apparatus for receiving and synchronizing data transmitted to a host interface unit of a graphics memory system on the rising and falling edges of a strobe signal in accordance with an accelerated graphics port (AGP) specification.
The apparatus of the present invention comprises an inner loop synchronization component which is comprised in the host interface unit of the graphics memory system.
The inner loop synchronization component receives data transmitted to the inner loop synchronization component on the falling and rising edges of a strobe signal and synchronizes the data to a PCI clock signal.
The inner loop synchronization component comprises a first data transfer unit, a second data transfer unit and a control unit.
The first data transfer unit comprises logic configured to capture the data transmitted on the falling edge of the strobe signal and to delay the captured data a predetermined number of cycles of the PCI clock before outputting the captured data from the first data transfer unit.
The control unit detects the falling edge of the strobe signal and generates a timing signal that is derived from the strobe signal.
The second data transfer unit comprises logic configured to capture the data transmitted on the rising edge of the strobe signal.
The second data transfer unit receives the timing signal generated by the control unit and utilizes the timing signal to capture the data transmitted on the rising edge of the strobe signal.
The second data transfer unit comprises logic configured to capture the data transmitted on the rising edge of the strobe signal and to delay the captured data a predetermined number of cycles of the clock before outputting the captured data from the second data transfer unit.
The rising edge of the strobe signal may or may not occur within the PCI clock cycle in which the falling edge of the strobe signal occurs.
The second data transfer unit comprises logic for detecting the rising edge of the strobe signal and capturing the data transmitted on the rising edge



Related patents
  Transmission system with improved synchronization
The object of the present invention is to provide a transmission system according to the preamble in which it is possible to transfer accurate timing information in said ...
  Interface circuit device for performing data sampling at optimum strobe timing by using stored data window information to determine the strobe timing
An object of the invention is to provide an interface circuit, which can accurately transfer data to any one of semiconductor devices in a system. Another object of the ...
  Managing connection requests in a dialup computer network
It is thus a primary goal of the present invention to manage service requests in a dialup computer network. It is a more particular object of the invention to redirect ...
  Access-method-independent exchange 3
The present invention provides a virtual network, sitting "above" the physical connectivity and thereby providing the administrative controls necessary to link various ...
  Fixed interconnection network method and apparatus for a modular mixed-resolution, N-dimensional configuration control mechanism
According to the present invention, as embodied and broadly described herein, a configuration control mechanism for dynamically and logically renaming elements of a ...
  Semiconductor processing systems
OF THE PREFERRED EMBODIMENTS This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the ...
  Read crossbar elimination in a VLIW processor
OF THE PREFERRED EMBODIMENTS FIG. 2 shows a VLIW processor according to the invention. The processor has an IIR 201 with m issue slots, S.sub.0, S.sub.1, . . . , S.sub....
  Method and system for maintaining strong ordering in a coherent memory system
The above and other needs are met by a method and system of strong ordering that uses timestamp signals to indicate the order in which transactions are sent to each ...
  System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
The problems outlined above are in large part solved by an improved bus interface unit hereof. The present bus interface unit can dispatch memory-destined request cycles ...
  Associating buffers in a bus bridge with corresponding peripheral devices to facilitate transaction merging
The problems identified above are in large part addressed by a system and bus bridge design in which the bridges buffer pool is organized into multiple buffer sets and ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved