|
|
System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
The problems outlined above are in large part solved by an improved bus interface unit hereof. The present bus interface unit can dispatch memory-destined request cycles ...
|
|
|
Associating buffers in a bus bridge with corresponding peripheral devices to facilitate transaction merging
The problems identified above are in large part addressed by a system and bus bridge design in which the bridges buffer pool is organized into multiple buffer sets and ...
|
|
|
Network data flow control technique
We claim: 1. A system for controlling the flow of data in a communication network of the kind in which a plurality of data streams are sent from an upstream node to a ...
|
|
|
Optical fiber cable service system provided with video on demand service
The object of the present invention is to provide an optical fiber cable service system capable of incorporating VOD service having a high concurrent utility rate, and ...
|
|
|
System for interactively distributing information services
The disadvantages heretofore associated with the prior art are overcome by the present invention. The present invention is a system for interactively distributing ...
|
|
|
Facility for assigning transmission channels to terminals of a service-on-demand system
It is therefore an object of the invention to organize the assignment of transmission channels to terminals of a service-on-demand system in such a manner that the above ...
|
|
|
Clock synchronous semiconductor memory device
What is claimed is: 1. A semiconductor memory device for taking in an external signal in synchronization with an external clock signal, comprising an input buffer ...
|
|
|
Configuration memory for programmable logic device
It is therefore an object of the present invention to provide a programmable logic device which utilizes random access memory for performing logic functions. It is a ...
|
|
|
Serial access semiconductor memory having a reduced number of data registers
Accordingly, it is an object of the present invention to provide a serial access semiconductor memory which has overcome the above mentioned defect of the conventional ...
|
|
|
Method and apparatus for the synchronization of a cascaded multi-channel data transmission
OF THE INVENTION An illustrative embodiment of the synchronization method and apparatus of the present invention will be described below in the context of a data ...
|