Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Method-apparatus-for-flushing-DMA-transmit-packet-in-FIFO-when-self-ID-code-generated-by-counter-after-bus-reset-is-different-than-FIFO-message-self-ID-field

 Signal output circuit operating stably and arrangement of power supply interconnection line therefor in semiconductor integrated circuit device
One object of the present invention is to provide a semiconductor integrated circuit device ...


 Pattern write control circuit
It is an object of the present invention to provide a pattern write control circuit which allows ...


 High speed image processing computer
In accordance with the present invention, the disclosed methods and apparatus of the image computer ...


 Programmable logic device with two dimensional memory addressing
This and other objects of the invention are accomplished in accordance with the principles of the ...


 Data transfer control device for controlling data transfer between shared memories of network clusters
In order to dissolve the fault of the above-mentioned conventional data transfer control device, a ...


 Exception reporting on function generation in an SIMD processor
What is claimed is: 1. A method for exception reporting in a single instruction multiple data (SIMD)...


 High performance digital electronic system architecture and memory circuit therefor
The present invention meets the aforementioned needs and overcomes the aforementioned limitations ...


 Composite communication network
It is an object of the present invention to overcome the problems with the conventional routing ...


 Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
We have created a new way to make massively parallel processors and other computer systems by ...


 Distributed routing
OF THE INVENTION U.S. Provisional Patent Application Ser. No. 60/071,012, entitled METHODS FOR DIST...


 Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field

Details
Inventors: Hunsaker, Mikal C.; Abramson, Darren L.;
Assignee: Intel Corporation (Santa Clara, CA)
Primary Examiner: Lee; Thomas
Assistant Examiner: Nguyen; Tanh Q
Attorney, Agent or Firm: Blakely, Sokoloff, Tayor & Zafman LLP

The present invention discloses a method and apparatus for processing a packet of data received from a direct memory access (DMA) engine. In one embodiment, a counter generates a self-ID code and increments the self-ID code after a bus reset. A formatter is coupled to the counter to format a start-of-packet (SOP) message which contains a self-ID field. The SOP message corresponds to the packet and the self-ID field corresponds to the self-ID code. A first-in-first-out (FIFO) is coupled to the formatter to store the SOP message and the packet. A comparator is coupled to the FIFO to compare the self-ID field of the message read from the FIFO with the self-ID code. A control circuit, which is coupled to the FIFO, flushes the packet if the self-ID field of the message is different than the self-ID code.

DETAILED DESCRIPTION The present invention discloses a method and apparatus for processing a packet of data received from a direct memory access (DMA) engine.
In one embodiment, a counter generates a self-ID code and increments the self-ID code after a bus reset.
A formatter is coupled to the counter to format a start-of-packet (SOP) message which contains a self-ID field.
The SOP message corresponds to the packet and the self-ID field corresponds to the self-ID code.
A first-in-first-out (FIFO) is coupled to the formatter to store the SOP message and the packet.
A comparator is coupled to the FIFO to compare the self-ID field of the message read from the FIFO with the self-ID code.
A control circuit, which is coupled to the FIFO, flushes the packet if the self-ID field of the message is different than the self-ID code.



Related patents
  Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
The present invention is embodied in an apparatus, and related method, for synchronizing parallel digital data transmitted across a plurality of serial data channels. T...
  Perforated debris catcher for a nuclear fuel assembly
In accordance with a preferred embodiment of the present invention, there is provided a filter plate for overlying a cast lower tie plate having a grid formed of spaced ...
  Dynamic memory with high speed nibble mode
In accordance with one embodiment of the invention, a semiconductor dynamic memory device has an array of one-transistor cells, with row and column decode to produce a 4-...
  Local bus interface
Accordingly, it is an object of this invention to overcome the problems in the prior art identified above. It is a further object of this invention to provide an ...
  Sampling signal analyzer
One embodiment of the present invention provides a sampling signal analyzer in which the frequency of an input signal to be measured is initially ascertained, an ...
  Synchronous read channel employing an expected sample value generator for acquiring a preamble
The objects of the present invention are achieved by utilizing an improved method and circuit for implementing timing recovery in a synchronous read channel. A digital ...
  Evaluation of signal-processor performance
OF THE PREFERRED EMBODIMENTS Having broadly portrayed the nature of the present invention, particular embodiments will now be described by way of example and ...
  Method, system, and apparatus for unambiguous phase synchronization
OF THE PREFERRED EMBODIMENT The present invention provides a method, apparatus and system for efficiently and inexpensively acquiring unambiguous phase synchronization ...
  System and method for selecting the correct group of replicas in a replicated computer database system
Disclosed herein is a system, method and computer program product of a special utility in ensuring that a replicated computer database does not encounter a "split brain" ...
  Network management system
It is therefore a first object of the invention to provide a network management system which can manage information from service units and notify manager units, which ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved