Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Network-data-flow-control-technique

 Dynamic memory with high speed nibble mode
In accordance with one embodiment of the invention, a semiconductor dynamic memory device has an ...


 Local bus interface
Accordingly, it is an object of this invention to overcome the problems in the prior art identified ...


 Sampling signal analyzer
One embodiment of the present invention provides a sampling signal analyzer in which the frequency ...


 Synchronous read channel employing an expected sample value generator for acquiring a preamble
The objects of the present invention are achieved by utilizing an improved method and circuit for ...


 Evaluation of signal-processor performance
OF THE PREFERRED EMBODIMENTS Having broadly portrayed the nature of the present invention, ...


 Method, system, and apparatus for unambiguous phase synchronization
OF THE PREFERRED EMBODIMENT The present invention provides a method, apparatus and system for ...


 System and method for selecting the correct group of replicas in a replicated computer database system
Disclosed herein is a system, method and computer program product of a special utility in ensuring ...


 Network management system
It is therefore a first object of the invention to provide a network management system which can ...


 Signal output circuit operating stably and arrangement of power supply interconnection line therefor in semiconductor integrated circuit device
One object of the present invention is to provide a semiconductor integrated circuit device ...


 Pattern write control circuit
It is an object of the present invention to provide a pattern write control circuit which allows ...


 Network data flow control technique

Details
Inventors: Soloway, Stuart R.; Steinka, Bradford R.; Humblet, Pierre A.;
Assignee: Codex Corporation (Mansfield, MA)
Primary Examiner: Heckler; Thomas M.
Assistant Examiner:
Attorney, Agent or Firm: Fish & Richardson

Data flow in a communications network is controlled by a downstream node specifying the maximum average speeds of a plurality of data streams sent from an upstream node on a plurality of data paths.

DETAILED DESCRIPTION We claim: 1.
A system for controlling the flow of data in a communication network of the kind in which a plurality of data streams are sent from an upstream node to a downstream node via a respective plurality of data paths carried on a link connected between said nodes, comprising means for said downstream node to specify information concerning permissible speeds of said data streams on the respective paths, and means for said upstream node to update the speeds of said plurality of data streams when necessary in response to said information.
2.
The system of claim 1 wherein said means to specify comprises means for considering when changes in said speeds will be specified by said downstream node, and means for identifying data paths whose speeds are to be changed.
3.
The system of claim 2 wherein said means for identifying data paths comprise means for comparing the previously specified speed of each said path with an ideal speed for said path, and means for selecting a data path for a speed change based on said comparison and on said level of buffer utilization.
4.
The system of claim 3 wherein said buffer means comprises a plurality of buffers allocated to respective said paths and said means for comparison further bases said ideal speed on the level of buffer utilization of said buffers allocated to a given said path.
5.
The system of claim 4 wherein said ideal speed is reduced when the level of buffer utilization of said allocated buffers exceeds a maximum.
6.
The system of claim 5 wherein said maximum comprises said allocated buffers containing two seconds worth of data bytes at said ideal speed prior to said reduction.
7.
The system of claim 3 wherein said comparison is a ratio and said path is selected for a speed change if said ratio exceeds a threshold that varies with the level of buffer utilization of said buffer.
8.
The system of claim 7 wherein said threshold increases with higher utilization levels.
9.
The system of claim 7 wherein there is one said threshold that never exceeds unity for speed decreases and a second said threshold that is never less than unity for speed increases



Related patents
  Optical fiber cable service system provided with video on demand service
The object of the present invention is to provide an optical fiber cable service system capable of incorporating VOD service having a high concurrent utility rate, and ...
  System for interactively distributing information services
The disadvantages heretofore associated with the prior art are overcome by the present invention. The present invention is a system for interactively distributing ...
  Facility for assigning transmission channels to terminals of a service-on-demand system
It is therefore an object of the invention to organize the assignment of transmission channels to terminals of a service-on-demand system in such a manner that the above ...
  Clock synchronous semiconductor memory device
What is claimed is: 1. A semiconductor memory device for taking in an external signal in synchronization with an external clock signal, comprising an input buffer ...
  Configuration memory for programmable logic device
It is therefore an object of the present invention to provide a programmable logic device which utilizes random access memory for performing logic functions. It is a ...
  Serial access semiconductor memory having a reduced number of data registers
Accordingly, it is an object of the present invention to provide a serial access semiconductor memory which has overcome the above mentioned defect of the conventional ...
  Method and apparatus for the synchronization of a cascaded multi-channel data transmission
OF THE INVENTION An illustrative embodiment of the synchronization method and apparatus of the present invention will be described below in the context of a data ...
  Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
The present invention discloses a method and apparatus for processing a packet of data received from a direct memory access (DMA) engine. In one embodiment, a counter ...
  Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
The present invention is embodied in an apparatus, and related method, for synchronizing parallel digital data transmitted across a plurality of serial data channels. T...
  Perforated debris catcher for a nuclear fuel assembly
In accordance with a preferred embodiment of the present invention, there is provided a filter plate for overlying a cast lower tie plate having a grid formed of spaced ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved