Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Node-adapted-for-backplane-bus-with-default-control

 Data processing system and apparatus and display system with image information memory control
An object of the present invention is to provide a data processing system and apparatus suitable ...


 Display data write control device
The present invention has been proposed in consideration of the above problems, and the object ...


 Data processing system and apparatus capable of inhibiting the storage of image data during partial rewriting
An object of the present invention is to provide a data processing system and apparatus suitable ...


 Apparatus and method for transferring image data to display driver in a time series format to reduce the number of required input terminals to the driver
The display driving device of this invention has a display driver for driving a display device by ...


 Display control method and apparatus
An object of the invention is to eliminate the aforementioned drawbacks. The present invention ...


 Image data control apparatus and display system
It is an object of the invention to provide a liquid crystal display system whose compatibility ...


 Method and apparatus for driving liquid crystal panel in dot inversion
Accordingly, it is an object of the present invention to provide a liquid crystal panel driving ...


 Direct memory access controller for handling cyclic execution of data transfer in accordance with stored transfer control information
It is therefore a general object of the present invention to provide a novel and useful direct ...


 Disc sorting apparatus and method
What is claimed is: 1. A disc sorting apparatus for sorting discs of different identities, the ...


 Method of transferring signals within electronic control system for internal combustion engines
It is therefore the object of the invention to provide a method of transferring signals within an ...


 Node adapted for backplane bus with default control

Details
Inventors: Donaldson, Darrel D.; Gillett, Jr., Richard B.;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Shaw; Gareth D.
Assistant Examiner: Napiorkowski; Maria
Attorney, Agent or Firm: Finnegan, Henderson, Farabow, Garrett and Dunner

A node for communicating with a plurality of other nodes in a computer, the node including logic circuitry for transmitting and receiving data at first and second logic levels. A default generator is connected to an arbiter and responds to a lack of request activity and the absence of a multi-cycle data transfer being performed on the bus and causes the bus to be driven to one of the first and second logic levels.

DETAILED DESCRIPTION It is therefore an object of the present invention to ensure reliable operation of a computer system bus by providing a node to drive the bus to a defined logic level whenever the bus is otherwise not being used by the computer system.
Another object of the invention is to drive such a bus by a node using electronic circuits utilizing CMOS (Complementary Metal Oxide Semiconductor) technology without need for interfacing through non-CMOS devices.
Additional objects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description or may be learned by practice of the invention.
The objects and advantages of the invention will be realized and attained by means of the instrumentalities and combinations particularly pointed out in the appended claims.
To achieve the objects and in accordance with the purpose of the invention, as embodied and broadly described herein, a node of this invention(adapted for connection to an extend bus cycle line, which indicates that a multi-cycle transfer is being performed, and to a backplane system bus which carries data first and second logic levels, the bus being biased at a voltage level intermediate the first and second logic levels.
The node of this invention is also adapted to be responsive to arbiter means for detecting the lack of a bus request for a next cycle on the bus and comprises default generator means, adapted to be connected to the extend bus cycle line and the arbiter means, for generating a default bus signal during cycles when there is a lack of activity on the bus; and logic circuit means adapted to be coupled to the bus for selectively transmitting the data carried on the bus, the logic circuit means including means coupled to the default generator means for receiving the default bus signal and driving the bus to one of the first and second logic levels, instead of allowing the bus to assume the intermediate voltage level, upon detection by the default generator means of the lack of activity on the bus



Related patents
  Circuitry for the timing data output enable pulses
It is, therefore, an object of the present invention to improve the apparatus for timing the generation of output enable signals. It is another object of the present ...
  Tristatable output driver for use with 3.3 or 5 volt CMOS logic
OF THE INVENTION Referring to FIG. 1, PMOS (p-channel) and NMOS (n-channel) FETs 1 and 3 have their sources and drains connected in a series circuit between a supply ...
  Distributed control method and apparatus for job execution
OF PREFERRED EMBODIMENTS Next, an embodiment of the invention will be described in detail with reference to the drawings. FIG. 1 illustrates parts of a preferred ...
  Apparatus for receiving and decoding a broadcast signal
It is hence an object of the invention to process the data broadcast signal, and two pieces of main information from other transmission line efficiently according to the ...
  System for network resource management
The present invention provides an improved system for network resource management. The present system provides network management functions using existing network user ...
  Method and protocol for synchronized transfer-window based firewall traversal
In accordance with a preferred embodiment of the present invention, some of the problems associated with using firewalls are overcome. A protocol and method for ...
  Bidirection data switch sequencing circuit
What is claimed is: 1. In a circuit having at least two port means for sending and receiving signals, said port means being coupled to one another by bidirectional ...
  Multiplexed synchronous/asynchronous data bus
Thus, one object of the present invention is to advantageously combine a self-clocking synchronous data bus and a serial asynchronous data bus. A master data device, ...
  Logic isolator with high transient immunity
The present invention includes a logic isolator with high transient immunity, for isolating digital logic signals, such as signals between equipment on a field side and ...
  Adiabatic charging logic circuit
The present invention has been made in consideration of the above situation, and has an object to provide a logic circuit which can efficiently implement adiabatic ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved