Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Read-crossbar-elimination-in-a-VLIW-processor

 Method and apparatus for the synchronization of a cascaded multi-channel data transmission
OF THE INVENTION An illustrative embodiment of the synchronization method and apparatus of the ...


 Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
The present invention discloses a method and apparatus for processing a packet of data received ...


 Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
The present invention is embodied in an apparatus, and related method, for synchronizing parallel ...


 Perforated debris catcher for a nuclear fuel assembly
In accordance with a preferred embodiment of the present invention, there is provided a filter ...


 Dynamic memory with high speed nibble mode
In accordance with one embodiment of the invention, a semiconductor dynamic memory device has an ...


 Local bus interface
Accordingly, it is an object of this invention to overcome the problems in the prior art identified ...


 Sampling signal analyzer
One embodiment of the present invention provides a sampling signal analyzer in which the frequency ...


 Synchronous read channel employing an expected sample value generator for acquiring a preamble
The objects of the present invention are achieved by utilizing an improved method and circuit for ...


 Evaluation of signal-processor performance
OF THE PREFERRED EMBODIMENTS Having broadly portrayed the nature of the present invention, ...


 Method, system, and apparatus for unambiguous phase synchronization
OF THE PREFERRED EMBODIMENT The present invention provides a method, apparatus and system for ...


 Read crossbar elimination in a VLIW processor

Details
Inventors: Jacobs, Eino;
Assignee: Philips Electronics North America Corporation (New York, NY)
Primary Examiner: Pan; Daniel H.
Assistant Examiner:
Attorney, Agent or Firm: Barschall; Anne E.

In a VLIW processor that has an instruction issue register, functional units, and a multiport register file, a portion or all of the read crossbar is eliminated.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG.
2 shows a VLIW processor according to the invention.
The processor has an IIR 201 with m issue slots, S.
sub.
0, S.
sub.
1, .
.
.
, S.
sub.
m, where m is an integer greater than one.
Each slot is for holding an operation to be performed on the functional units.
As before, all the operations which are held simultaneously in the IIR are to be begun in a same machine cycle and all of the operations are RISC-like.
As before, there is a multiport register file 202.
This file has the same number, m, of read ports, RP.
sub.
0, RP.
sub.
1, .
.
.
, RP.
sub.
m, as there are issue slots.
This file has k write ports where k may or may not be the same as m.
More information about multiport register files can be found in U.
S.
patent application Ser.
No.
08/366,958 filed Dec.
30, 1994, which is incorporated herein by reference, though the term read port as used herein includes any operand or guard bit read ports, as those terms are defined in U.
S.
patent application Ser.
No.
08/366,958, filed on Dec.
30, 1994, now abandoned, necessary for execution of an operation.
Each read port has a respective group of at least one functional unit which reads from that port.
For instance, the drawing illustrates functional units FU.
sub.
00, FU.
sub.
01, .
.
.
, FU.
sub.
0N.
sbsb.
0 that read from RP.
sub.
0 ; functional units FU.
sub.
01, FU.
sub.
11, .
.
.
, FU.
sub.
1N.
sbsb.
1 that read from RP.
sub.
1 ; and function units FU.
sub.
m0, FU.
sub.
m1, .
.
.
, FU.
sub.
mN.
sbsb.
m that read from RP.
sub.
m.
Write buses, 205, 206, .
.
.
, 207, 208, 209, .
.
.
, 210, .
.
.
, 211, 212, .
.
.
, 213, convey result data from the functional units to write control unit 203.
Write control unit 203, as in U.
S.
patent application Ser.
No.
08/445,963, determines when to route result data from the write buses to the multiport register file 202 and onto which write ports to route result data.
In a sample VLIW processor with m=5 and 19 total functional units, a full read crossbar requires 95 connections.
Each connection requires a set of two 32 bit read buses, i



Related patents
  Method and system for maintaining strong ordering in a coherent memory system
The above and other needs are met by a method and system of strong ordering that uses timestamp signals to indicate the order in which transactions are sent to each ...
  System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
The problems outlined above are in large part solved by an improved bus interface unit hereof. The present bus interface unit can dispatch memory-destined request cycles ...
  Associating buffers in a bus bridge with corresponding peripheral devices to facilitate transaction merging
The problems identified above are in large part addressed by a system and bus bridge design in which the bridges buffer pool is organized into multiple buffer sets and ...
  Network data flow control technique
We claim: 1. A system for controlling the flow of data in a communication network of the kind in which a plurality of data streams are sent from an upstream node to a ...
  Optical fiber cable service system provided with video on demand service
The object of the present invention is to provide an optical fiber cable service system capable of incorporating VOD service having a high concurrent utility rate, and ...
  System for interactively distributing information services
The disadvantages heretofore associated with the prior art are overcome by the present invention. The present invention is a system for interactively distributing ...
  Facility for assigning transmission channels to terminals of a service-on-demand system
It is therefore an object of the invention to organize the assignment of transmission channels to terminals of a service-on-demand system in such a manner that the above ...
  Clock synchronous semiconductor memory device
What is claimed is: 1. A semiconductor memory device for taking in an external signal in synchronization with an external clock signal, comprising an input buffer ...
  Configuration memory for programmable logic device
It is therefore an object of the present invention to provide a programmable logic device which utilizes random access memory for performing logic functions. It is a ...
  Serial access semiconductor memory having a reduced number of data registers
Accordingly, it is an object of the present invention to provide a serial access semiconductor memory which has overcome the above mentioned defect of the conventional ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved