Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Sampling-signal-analyzer

 Exception reporting on function generation in an SIMD processor
What is claimed is: 1. A method for exception reporting in a single instruction multiple data (SIMD)...


 High performance digital electronic system architecture and memory circuit therefor
The present invention meets the aforementioned needs and overcomes the aforementioned limitations ...


 Composite communication network
It is an object of the present invention to overcome the problems with the conventional routing ...


 Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
We have created a new way to make massively parallel processors and other computer systems by ...


 Distributed routing
OF THE INVENTION U.S. Provisional Patent Application Ser. No. 60/071,012, entitled METHODS FOR DIST...


 Event driven interface for a system for monitoring and controlling a data communications network
What is claimed is: 1. In a system which communicates a serial data stream having a characteristic ...


 Method and apparatus for controlling reconfiguration of storage-device memory areas
It is an object of the present invention to provide a real storage device that keeps the ...


 Multimedia driver having reduced system dependence using polling process to signal helper thread for input/output
An enhanced multimedia device driver for personal computers includes a polling process which ...


 Method and apparatus for relaying events intended for a first application program to a second application program
The present invention provides for a computer-related method for processing, with a preferred ...


 Computer resource proportional utilization and response time scheduling
It is a primary object of the invention to achieve proportional usage and response time performance ...


 Sampling signal analyzer

Details
Inventors: Marzalek, Michael S.; Keiter, Richard C.; Wendler, John A.; Peterson, Stephen R.; Hogan, Ronald J.;
Assignee: Hewlett-Packard Company (Palo Alto, CA)
Primary Examiner: Wieder; Kenneth A.
Assistant Examiner: Solis; Jose M.
Attorney, Agent or Firm: Milks, III; William C.

A sampling signal analyzer in which the frequency of an input signal to be measured is initially ascertained, an appropriate sampling frequency is then determined, data needed to reconstruct the wave form of the input signal is acquired, and the input signal wave shape is reconstructed with a calibrated time axis and preferably displayed. The sampling signal analyzer synthesizes a sampler drive signal to enable continuous sampling of the input signal and therefore has the advantage over known data sampling signal measurement instruments that it is not triggered directly in response to the level of the input signal to be measured. Instead, sample timing is based on numerical analysis of the intermediate frequency (IF) signal produced by the sampler. The IF frequency can be an arbitrarily low frequency, which allows digitizing and digital signal processing for aligning measurement data from sweep to sweep with precision. The sampling signal analyzer operates so that all frequency components of the input signal will lie within plus or minus an IF bandwidth away from a comb tooth of a sampling frequency and will translate (i.e., mix) and compress into the IF. The sampling signal analyzer determines where to mix the input signal in the IF based on the frequency of the input signal and a display time range selected by the operator. The number of cycles of the wave form being displayed can be selected by the operator, and the time axis is automatically rescaled to display the selected number of cycles, notwithstanding a change in the input signal frequency. A pulse profiling method enables the recoverable modulation bandwith of the sampling signal analyzer to be as wide as a high-frequency input bandwidth so that the response of high-frequency devices stimulated by pulsed or otherwise modulated signals can be measured.

DETAILED DESCRIPTION One embodiment of the present invention provides a sampling signal analyzer in which the frequency of an input signal to be measured is initially ascertained, an appropriate sampling frequency is then determined, data needed to reconstruct the wave form of the input signal is acquired, and the input signal wave shape is reconstructed for display.
The sampling signal analyzer comprises means for synthesizing a sampler drive signal to enable continuous sampling of the input signal and therefore has the advantage over known data sampling signal measurement instruments that it is not triggered directly in response to the level of the input signal to be measured.
Instead, sample timing is based on numerical analysis of the intermediate frequency (IF) signal produced by the sampler.
The IF frequency can be an arbitrarily low frequency, which allows digitizing and digital signal processing for aligning measurement data from sweep to sweep with precision.
In the case that the frequency of the input signal to be measured is unknown, the sampling signal analyzer first must ascertain the frequency of the input signal by determining the frequency components (fundamental and any harmonics) of the input signal using frequency translation and frequency compression, as well as using digital signal processing resident in firmware, to perform input signal frequency identification.
This is preferably accomplished by initially setting the IF bandwidth as wide as allowable, then setting the frequency of a sampling signal oscillator, preferably a low-phase-noise fractional-N synthesized source, to a frequency less than twice the IF bandwidth.
This assures that all frequency components of the input signal will lie within plus or minus an IF bandwidth away from a comb tooth of the sampling signal oscillator frequency and will translate (i.
e.
, mix) into the IF.
Next, the sampling signal analyzer acquires a first set of measurement data using the sampler and digitizes the sampled data by means of an analog-to-digital converter



Related patents
  Synchronous read channel employing an expected sample value generator for acquiring a preamble
The objects of the present invention are achieved by utilizing an improved method and circuit for implementing timing recovery in a synchronous read channel. A digital ...
  Evaluation of signal-processor performance
OF THE PREFERRED EMBODIMENTS Having broadly portrayed the nature of the present invention, particular embodiments will now be described by way of example and ...
  Method, system, and apparatus for unambiguous phase synchronization
OF THE PREFERRED EMBODIMENT The present invention provides a method, apparatus and system for efficiently and inexpensively acquiring unambiguous phase synchronization ...
  System and method for selecting the correct group of replicas in a replicated computer database system
Disclosed herein is a system, method and computer program product of a special utility in ensuring that a replicated computer database does not encounter a "split brain" ...
  Network management system
It is therefore a first object of the invention to provide a network management system which can manage information from service units and notify manager units, which ...
  Signal output circuit operating stably and arrangement of power supply interconnection line therefor in semiconductor integrated circuit device
One object of the present invention is to provide a semiconductor integrated circuit device including a data output circuit providing output data at a high speed and in ...
  Pattern write control circuit
It is an object of the present invention to provide a pattern write control circuit which allows high-speed pattern write in a video RAM for a color graphic display ...
  High speed image processing computer
In accordance with the present invention, the disclosed methods and apparatus of the image computer substantially reduce or eliminate the disadvantages and shortcomings ...
  Programmable logic device with two dimensional memory addressing
This and other objects of the invention are accomplished in accordance with the principles of the present invention by providing a programmable logic device memory array ...
  Data transfer control device for controlling data transfer between shared memories of network clusters
In order to dissolve the fault of the above-mentioned conventional data transfer control device, a first object of the present invention is to provide a data transfer ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved