Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Sonar-flasher-speed-control

 Sonar flasher speed control

Details
Inventors: Moore, John C.;
Assignee: Lowrance Electronics, Inc. (Tulsa, OK)
Primary Examiner: Dobeck; Benjamin
Assistant Examiner:
Attorney, Agent or Firm: Head & Johnson

A sonar flasher motor speed control for driving a D.C. electric motor from a varying voltage source. A rotating magnet and coil system generates a first voltage pulse once each revolution of the motor. A capacitor charged through a series resistor in combination with transistor means controlled by the first voltage pulse to generate a ramp voltage once each cycle. The ramp voltage is compared with a reference voltage by means of a voltage comparator, which generates a control second voltage pulse, whenever the ramp voltage exceeds the reference voltage. Transistor amplifier means responsive to said second voltage pulse increases the motor current during the second pulse so as to maintain the speed of the motor relatively constant.

DETAILED DESCRIPTION This and other objects are realized and the limitations of the prior art are overcome in this invention by utilizing the first electrical pulse, which is used to initiate the sonar pulse, to control a first and second transistor so as to discharge a capacitor each time the first pulse occurs.
The capacitor is charged through a series adjustable resistance, from a regulated voltage so that after each discharge of the capacitor the voltage builds up as an exponential ramp voltage as a function of time.
The ramp voltage is compared continuously with a fixed reference voltage, which is provided from a regulated voltage source.
Whenever the ramp voltage is greater than the reference voltage a second voltage pulse is generated by the comparator.
The duration of the second pulse is a function of the speed of the motor.
For example, if the motor slows down, so that the period between the pulses is lengthened, then the capacitor has a longer time to charge after each discharge so that the ramp voltage reaches a higher value of voltage.
Therefore, the time, during which the ramp voltage is greater than the reference voltage, is greater and the second pulses are of greater duration.
A transistor amplifier is provided in series with the motor, and an integrator circuit is provided between the voltage comparator and the power amplifier so that during the second voltage pulse the current to the motor increases.
Thus by varying the time duration of the second pulses, the speed of the motor can be adjusted.
The slower the motor speed the longer the duration of the second pulse and the longer time is available for the increased current to flow through the motor, so the motor speeds up.
On the other hand, when the motor speed is too fast, the second pulse is of shorter duration and therefore less current flows through the motor, causing it to slow down.
This feedback from the motor shaft serves to provide a control so as to maintain a constant speed.



Related patents
  Hybrid write back/write through cache having a streamlined four state cache coherency protocol for uniprocessor computer systems
Under the present invention, the desired results are advantageously achieved by providing the cache controller of a hybrid write back/write through cache of an ...
  Method and apparatus to control cache memory in multiprocessor system utilizing a shared memory
It is an object of the present invention to provide a cache memory control method which is suitable for all kinds of software architectures. It is another object of the ...
  Method and system for efficient maintenance of data coherency in a multiprocessor system utilizing cache synchronization
It is therefore one object of the present invention to provide enhanced data coherency in a data processing system. It is another object of the present invention to ...
  Dynamic mechanism to upgrade o state memory-consistent cache lines
In view of the above and other shortcomings in the art recognized by the present invention, the present invention introduces an O cache consistency state that permits ...
  Non-volatile semiconductor memory capable of readily erasing data
Therefore, one object of the present invention is to provide a non-volatile semiconductor memory in which the area occupied by one memory cell can be reduced. Another ...
  Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer
Embodiments of the present invention provide a main memory device and a process for maintaining, in a computer system, a consistent, periodically-updated, checkpoint ...
  Interrupts between asynchronously operating CPUs in fault tolerant computer system
In accordance with one embodiment of the invention, a computer system employs three identical CPUs typically executing the same instruction stream, and has two identical,...
  Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching
In accordance with the present invention, memory accesses are reordered to improve efficiency. A memory controller is used to arbitrate memory access requests from a ...
  Method and apparatus for snoop stretching using signals that convey snoop results
The present invention provides a protocol and related apparatus for snoop stretching in a computer system having at least one requesting agent for issuing bus ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved