Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Processing Data Transmission-system-with-improved-synchronization

 Optical fiber cable service system provided with video on demand service
The object of the present invention is to provide an optical fiber cable service system capable of ...


 System for interactively distributing information services
The disadvantages heretofore associated with the prior art are overcome by the present invention. T...


 Facility for assigning transmission channels to terminals of a service-on-demand system
It is therefore an object of the invention to organize the assignment of transmission channels to ...


 Clock synchronous semiconductor memory device
What is claimed is: 1. A semiconductor memory device for taking in an external signal in ...


 Configuration memory for programmable logic device
It is therefore an object of the present invention to provide a programmable logic device which ...


 Serial access semiconductor memory having a reduced number of data registers
Accordingly, it is an object of the present invention to provide a serial access semiconductor ...


 Method and apparatus for the synchronization of a cascaded multi-channel data transmission
OF THE INVENTION An illustrative embodiment of the synchronization method and apparatus of the ...


 Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
The present invention discloses a method and apparatus for processing a packet of data received ...


 Apparatus and method for multiple serial data synchronization using channel-lock FIFO buffers optimized for jitter
The present invention is embodied in an apparatus, and related method, for synchronizing parallel ...


 Perforated debris catcher for a nuclear fuel assembly
In accordance with a preferred embodiment of the present invention, there is provided a filter ...


 Transmission system with improved synchronization

Details
Inventors: Morrien, Albertus M.;
Assignee: Koninklijke Philips Electronics N.V. (Eindhoven, NL)
Primary Examiner: Trammell; James P.
Assistant Examiner: Morrien; Albertus
Attorney, Agent or Firm: Piotrowski; Daniel J.

In an ATM over STM transmission system, comprising a transmitter and a receiver, a local clock in the receiver has to be synchronized to a clock in the transmitter. To achieve said synchronization, the receiver comprises timing signal extraction means which generates a timing signal each time a first byte of an ATM cell is received in a first byte of an STM frame. Due to the periodically occurrence of the timing signal this is very suitable for synchronizing a local clock. In an advantageous embodiment of the invention, a timing reference value is transmitted by the transmitter to the receiver. This timing reference signal is temporarily stored in a buffer in the receiver. At the instant the timing signal is present at the output of the timing extraction means the content of the buffer is loaded into the clock counter.

DETAILED DESCRIPTION The object of the present invention is to provide a transmission system according to the preamble in which it is possible to transfer accurate timing information in said packets.
To achieve this object the present invention is characterized in that the second node comprises timing extraction means for extracting a timing signal when a predetermined symbol in a packet is transmitted in a predetermined position in the frame.
The present invention is based on the recognition that it is possible to extract accurate timing information from the signal if this timing signal is extracted when a predetermined symbol in a packet appears at a predetermined position in the frame.
In the example of carrying ATM packets in G.
704 frames, 53 bytes ATM packets are carried in a plurality of frames, each of them carrying 30 bytes.
In this case the first byte of an ATM cell coincides with the first byte of a G.
704 frame each 53 frames.
With a frame period of 125 .
mu.
s, said first byte of an ATM packet will coincide with the first byte of a frame each 53.
multidot.
125 .
mu.
s 6.
625 ms.
Consequently an accurately defined timing signal can be obtained from the ATM signal by generating a timing signal at the instant on which the first byte of an ATM frame corresponds to the first byte of a G.
704 frame.
An embodiment of the invention is characterized in that the first node comprises timing information transmission means for transmitting a clock reference value to the second node, and in that the second node comprises synchronization means for synchronizing at arrival of the timing signal a local clock with the clock reference value.
In this embodiment of the invention it is possible to synchronize a local clock in the second node with a clock in the first node.
Both clocks can have a frequency which is unrelated to the clock frequencies involved with the signals transmitted over the transmission path.
A further embodiment of the present invention is characterized in that the timing reference value corresponds to an expected clock value at arrival of the next timing signal at the second node



Related patents
  Interface circuit device for performing data sampling at optimum strobe timing by using stored data window information to determine the strobe timing
An object of the invention is to provide an interface circuit, which can accurately transfer data to any one of semiconductor devices in a system. Another object of the ...
  Managing connection requests in a dialup computer network
It is thus a primary goal of the present invention to manage service requests in a dialup computer network. It is a more particular object of the invention to redirect ...
  Access-method-independent exchange 3
The present invention provides a virtual network, sitting "above" the physical connectivity and thereby providing the administrative controls necessary to link various ...
  Fixed interconnection network method and apparatus for a modular mixed-resolution, N-dimensional configuration control mechanism
According to the present invention, as embodied and broadly described herein, a configuration control mechanism for dynamically and logically renaming elements of a ...
  Semiconductor processing systems
OF THE PREFERRED EMBODIMENTS This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the ...
  Read crossbar elimination in a VLIW processor
OF THE PREFERRED EMBODIMENTS FIG. 2 shows a VLIW processor according to the invention. The processor has an IIR 201 with m issue slots, S.sub.0, S.sub.1, . . . , S.sub....
  Method and system for maintaining strong ordering in a coherent memory system
The above and other needs are met by a method and system of strong ordering that uses timestamp signals to indicate the order in which transactions are sent to each ...
  System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
The problems outlined above are in large part solved by an improved bus interface unit hereof. The present bus interface unit can dispatch memory-destined request cycles ...
  Associating buffers in a bus bridge with corresponding peripheral devices to facilitate transaction merging
The problems identified above are in large part addressed by a system and bus bridge design in which the bridges buffer pool is organized into multiple buffer sets and ...
  Network data flow control technique
We claim: 1. A system for controlling the flow of data in a communication network of the kind in which a plurality of data streams are sent from an upstream node to a ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved