Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Quantum Computing High-dielectric-TiO-sub-2-SiN-composite-films-for-memory-applications

 Semiconductor memory device having word line conductors provided at lower level than memory cell capacitor and method of manufacturing same
Thus, the present inventor experimentally produced and investigated a COB (Capacitor Over Bitline) ...


 Electrically erasable programmable logic device
The preferred embodiment in accordance with the present invention will be discussed in detail with ...


 Short channel IGBT with improved forward voltage drop and improved switching power loss
OF THE DRAWINGS Referring first to FIGS. 1 and 2, there is shown a portion of the active area of a ...


 Semiconductor non-volatile memory device having a NAND cell structure
In light of the above, therefore, it is an object of the invention to provide an improved non-...


 Light-emitting diode matrix with semi-insulating zones
What is claimed is: 1. A matrix of light-emitting diodes connected by conducting contacts and ...


 Solid state light source for emitting light over a broad spectral band
According to the invention, there is provided a solid state light source for generating light in ...


 Detecting lateral position of webs
I claim: 1. Apparatus for measuring the lateral position of a web as the web is fed along a ...


 Web guide apparatus
OF THE PREFERRED EMBODIMENT Referring to FIG. 1 there is shown a diagrammatic illustration of a ...


 Storage stable paper size composition containing ethoxylated lanolin
OF THE PREFERRED EMBODIMENTS The sizing compounds contemplated for use herein are the cyclic ...


 Nanoscale modulation doping method
In accordance with the present invention, a nanoscale modulation doping method combines a focused ...


 High dielectric TiO.sub.2 -SiN composite films for memory applications

Details
Inventors: Bronner, Gary Bela; Cohen, Stephan Alan; Dobuzinsky, David Mark; Gambino, Jeffrey Peter; Ho, Herbert Lei; Madden, Karen Popek;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: King; Roy V.
Assistant Examiner:
Attorney, Agent or Firm: Scully, Scott, Murphy & Presser, Neff; Daryl K.

A method of fabricating a dielectric material useful in advanced memory applications which comprises a metal oxide such as TiO.sub.2 or Ta.sub.2 O.sub.5 interdiffused into a Si.sub.3 N.sub.4 film is provided.

DETAILED DESCRIPTION One object of the present invention is to provide a method for fabricating a high dielectric composite structure for use in advanced memory applications.
Another object of the present invention is to provide a method of fabricating a new storage dielectric material which has a high dielectric constant while maintaining the robust qualities of Si.
sub.
3 N.
sub.
4.
These as well as other objects are achieved by the method of the present invention which comprises, in one embodiment, the steps of: (a) depositing a Si.
sub.
3 N.
sub.
4 layer on top of a semiconductor substrate; (b) forming a metal layer on said Si.
sub.
3 N.
sub.
4 layer; (c) annealing the composite formed in step (b) under conditions sufficient to form a metal silicide layer interdiffused into said Si.
sub.
3 N.
sub.
4 layer; and (d) oxidizing the composite produced in step (c) under conditions sufficient to convert the metal silicide interdiffusion layer to a layer containing a metal oxide.
In accordance with this embodiment of the present invention, the annealing step should be conducted in nonoxidizing ambients such as He, Ne, Ar, Xe, N.
sub.
2, H.
sub.
2 and the like thereof.
In an optional embodiment of the present invention, an annealing step followed by an in-situ oxidation step may be conducted prior to oxidizing the composite product.
In another embodiment of the present invention, a metal-nitride cap is provided on the metal layer prior to conducting the annealing step or during the annealing step if a N.
sub.
2 ambient is used.
The metal-nitride cap is removed prior to conducting said oxidizing step.
In accordance with this embodiment of the present invention, the annealing step may be conducted in a wide variety of ambients.
The metals employed in the present invention are those metals which are known in the art as being capable of providing a metal oxide that has a dielectric constant of from about 10 to about 600.
Suitable metals that can be employed in the present invention include, but are not limited to, Ti, Ta, Ba, Sr, Zr, Hf, Nb, V, Pb and Cr



Related patents
  MOSFET with a high permitivity gate dielectric
The method of the present invention includes forming a silicon oxynitride layer on a substrate. The silicon oxynitride layer is preferably deposited by thermal oxidation ...
  Method of depositing thin nitride layer on gate oxide dielectric
The present invention is a gate structure in a transistor and method for fabricating the structure. A gate structure is formed on a substrate. The gate structure ...
  Method of forming high density flash memories with MIM structure
The method of the present invention includes forming a gate oxide layer on a substrate. Subsequently, a doped polysilicon layer is deposited on the gate oxide layer. T...
  Method for fabricating a capacitor
The invention provides a method for fabricating a capacitor. A first metal layer is formed on a provided substrate. A dielectric film is formed on the first metal layer. ...
  4-Aminothiazole
What is claimed is: 1. 4-Aminothiazole and its acid addition salts. 2. The compound of claim 1 being the base of the structure: ##SPC1## 3. The compound of claim 1 being ...
  Single poly memory cell and array
In light of the above, it is an object of the invention to provide an improved non-volatile semiconductor memory device that provides the lowest possible cost compared ...
  Etox cell programmed by band-to-band tunneling induced substrate hot electron and read by gate induced drain leakage current
An ETOX cell formed in a semiconductor substrate is disclosed. The ETOX cell comprises: a p-well formed within said substrate; a floating-gate formed above said p-well, ...
  Semiconductor integrated circuit device, memory module, storage device and the method for repairing semiconductor integrated circuit device
Our preceding patent application has proposed the use of storage elements of one flash memory for repairing a defect or to effect trimming within a closed range of the ...
  Semiconductor device having sidewall insulating film
It is therefore an object of the present invention to prevent effectively the formation of fence-shaped residue when a conductive layer formed on a sidewall insulating ...
  Method of making split gate flash EEPROM cell by separating the tunneling region from the channel
What is claimed is: 1. A method manufacturing a flash EEPROM cell, comprising the steps of: forming a buried drain region in a portion of a silicon substrate; forming a ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved