Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Quantum Computing MOS-capacitor-for-improving-electrostatic-durability-by-using-of-a-transistor

 Gas discharge structure for an R.F. excited gas laser
I claim: 1. A gas discharge structure for an R.F. discharge excited gas laser comprising: an R.F. ...


 Money buckle
In accordance with this invention, a money buckle is provided for secretly carrying valuables and ...


 Tile cutter
What is claimed is: 1. A tile cutter for cutting tile placed thereon, comprising: a base; a guide ...


 Tape dispenser with blade guard
OF THE INVENTION Referring now to the accompanying drawing wherein like reference numerals appear ...


 Device for monitoring yarn motion on a textile machine
It is a primary objective of the invention to provide a sensing device for monitoring ballooning ...


 Semiconductor scribing method
The present invention contemplates the scribing and breaking of a semiconductor wafer into ...


 Etch method of cleaving semiconductor diode laser wafers
OF THE INVENTION The description that follows is given generally in terms of double ...


 Method for controlling fuel injector lift
FIG. 1 is an example of a top feed fuel injector 10 utilizing the spacer 12 of the present ...


 Silicon-polysilicon infrared image device with orientially etched detector
The invention is an infrared imaging device. The device is made by SIP chip growth technology to ...


 Phenolic compound, preparation thereof and recording material employing same
OF THIS INVENTION Ihe present invention relates to a novel phenolic compound, a process for ...


 MOS capacitor for improving electrostatic durability by using of a transistor

Details
Inventors: Lee, Ho-Jin;
Assignee: Samsung Electronics Co., Ltd. (Suwon, KR)
Primary Examiner: Kincaid; Kristine L.
Assistant Examiner: Dinkins; Anthony
Attorney, Agent or Firm: Jones & Volentine, L.L.P.

The present invention relates to a MOS capacitor. According to this invention, the MOS capacitor has a transistor structure. One electrode of the capacitor is connected to an emitter of the transistor and the other electrode of the capacitor is connected to a collector of the transistor. When the MOS capacitor is biased by static electricity the electrostatic durability is improved, since an electrostatic discharge path is formed by breakdown of a collector and an emitter.

DETAILED DESCRIPTION An object of the present invention is to improve electrostatic durability by forming an electrostatic discharge path.
In order to achieve this object, a MOS capacitor according to the present invention comprises a first region of a first conductive type formed in a semiconductor layer, a second region of a second conductive type formed in the semiconductor layer, and a third region of the first conductive type formed in the second region, wherein the first and the third regions are electrically connected to each other and the second region is left unconnected.
As another example, a MOS capacitor according to the present invention comprises a first diffusion region of a first conductive type formed in a semiconductor layer, a second diffusion region of a second conductive type, formed in the semiconductor layer and disconnected from the first diffusion region, a third diffusion region of a first conductive type formed in the second diffusion region, a first polysilicon layer formed over the first diffusion region, a second polysilicon layer formed over the third diffusion region and separated from the first polysilicon layer, a first metal electrode and a second metal electrode respectively formed on the first polysilicon layer and the second polysilicon layer, the first and second metal electrodes being disconnected from each other, an insulating layer formed over the first polysilicon layer, and a third metal electrode, formed over the insulating layer, disconnected from the first metal electrode and electrically connected to the second metal electrode.
As the other example, a MOS capacitor according to the present invention comprises a first diffusion region of a first conductive type formed in a semiconductor layer, a second diffusion region of a second conductive type formed in the semiconductor layer and disconnected from the first diffusion region, a third diffusion region of the first conductive type formed in the second diffusion region, an oxide layer formed over the first diffusion layer, a first electrode and a second electrode which are respectively formed on the first diffusion region and the third diffusion region and which are disconnected from each other, and a third electrode which is formed on the oxide layer formed on the first diffusion region and which is disconnected from the first electrode and electrically connected to the second electrode



Related patents
  Method for simultaneously forming capacitor plate and metal contact structures for a high density DRAM device
It is an object of this invention to create a DRAM device, comprised of a stacked capacitor, (STC), structure, and metal contact structures. It is another object of this ...
  Method of making a reverse self-aligned BIMOS transistor integrated circuit
What is claimed is: 1. The method of forming self-aligned field effect and bipolar transistors comprising: forming a heavily doped conductive layer of one conductivity ...
  Method for fabricating VDMOS transistor with improved breakdown characteristics
What is claimed is: 1. A method for fabricating vertical-current-flow field-effect transistors, comprising the steps of: (a.) providing a substrate which includes at ...
  Advanced titanium silicide process for very narrow polysilicon lines
It is an object of this invention to form a low resistance, titanium silicide layer, for use as a component for narrow, less than 0.20 micrometer width, polycide word ...
  Method for fabricating a on-chip temperature controller by co-implant polysilicon resistor
It is an object of the present invention to provide a method for fabricating a resistor in an on-chip temperature sensor that has an easily controllable cut off ...
  Electrophoretic system and method for multidimensional analysis
Having thus described the invention, there is claimed as new and desired to be secured by Letters Patent: 1. An apparatus for conducting electrophoretic analysis, the ...
  Method for forming ultra fine deep dielectric isolation
In accordance with the present invention, a method is described for the formation of ultra fine grooves that can be filled with dielectric material which can then act as ...
  Reactive ion etching of III-V compounds including InP, GaAs-InP and GaAlAs
The following describes, in accordance with the present invention, a process for reactive ion etching of GaAs, InP and their derivative ternary and quartenary compounds,...
  Photoelectrochemical processing of III-V semiconductors
The invention is a process for making a semiconductor device in which intrinsic compound semiconductor material is etched by a photoelectrochemical etching procedure. T...
  Light power controlling apparatus
Accordingly, an object of the present invention is to provide a light power controlling apparatus which operates stably against temperature change to produce a constant ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved