Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Quantum Computing Method-of-making-a-III-V-complementary-heterostructure-device-with-compatible-non-gold-ohmic-contacts

 Nitrogenated gate structure for improved transistor performance and method for making same
The problems outlined above are in large part addressed by a method of fabricating an integrated ...


 Asymmetrical P-channel transistor having a boron migration barrier and a selectively formed sidewall spacer
The problems outlined above are in large part solved by an improved transistor configuration. The ...


 Methods for forming nitrogen-rich regions in a floating gate and interpoly dielectric layer in a non-volatile semiconductor memory device
These needs and others are met by the present invention, which in accordance with certain aspects, ...


 Nitrogen implanted polysilicon gate for MOSFET gate oxide hardening
The present invention provides a method for hardening of gate oxide without forming low boron ...


 Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
The present invention is directed to a SOI MOSFET device that includes a dynamic threshold voltage ...


 Heating method of semiconductor wafer
With the foregoing in view, the present invention has as its object the provision of a heating ...


 Inverted-design optical microscope
In view of the above mentioned circumstances, a primary object of the present invention is to ...


 Semiconductor laser
One object of the present invention is to provide a semiconductor laser having a higher efficiency ...


 Laser surface treatment method and apparatus for practicing same
An object of the present invention is to provide a surface treatment method capable of treating an ...


 Sun heat radiation sensor
An aim of the present invention is to provide a relatively cheap device capable of measuring the ...


 Method of making a III-V complementary heterostructure device with compatible non-gold ohmic contacts

Details
Inventors: Abrokwah, Jonathan K.; Huang, Jenn-Hwa; Ooms, William J.;
Assignee: Motorola, Inc. (Schaumburg, IL)
Primary Examiner: Fourson; George
Assistant Examiner: Dutton; Brian K.
Attorney, Agent or Firm: Bernstein; Aaron B., Koch; William E.

The present invention encompasses a complementary semiconductor device having the same type of material providing the ohmic contacts (117, 119) to both the N-type and P-type devices. In a preferred embodiment, P-source and P -drain regions ( 80, 82 ) are heavily doped with a P-type impurity (81, 83) so that an ohmic with N-type impurity can be used as an ohmic contact. One ohmic material that may be used is nickel-germanium-tungsten. Nickel-germanium-tungsten is etchable, and therefore does not require lift-off processing. Furthermore, a preferred complementary semiconductor device made in accordance with the present invention is compatible with modern aluminum based VLSI interconnection processes.

DETAILED DESCRIPTION Briefly stated, the scope of the present invention encompasses a III-V complementary semiconductor device employing compatible ohmic contacts.
Specifically, a preferred embodiment includes an N-channel device including an N-device gate.
The N-channel device includes a first heterostructure insulating region beneath the N-device gate and a first heterostructure channel region beneath the first heterostructure insulating region.
Additionally, N-source and N-drain regions are disposed along sides of the N-device gate.
The N-source region and N-drain region extend to the first heterostructure channel region.
A first ohmic region comprising a first material which provides a substantially stable ohmic contact through the temperature range 500.
degree.
-600.
degree.
C.
contacts the N-source region, while a similar second ohmic region contacts the N-drain region.
Additionally, the discussed preferred embodiment includes a P-channel device which has a P-device gate.
The P-channel device includes a second heterostructure insulating region beneath the P-device gate and a second heterostructure channel region beneath the second heterostructure insulating region.
P-source and P-drain regions are disposed along opposing sides of the P-device gate.
The P-drain and P-source regions extend to the second heterostructure channel.
A third ohmic region comprising the first material contacts the P-source region, while a fourth ohmic region comprising the first material contacts the P-drain region.
Furthermore, the scope of the present invention encompasses a method for making a complementary heterostructure device.
A heterostructure channel region is formed.
A heterostructure insulator region is formed above the channel region.
N-device and P-device gates are formed above the heterostructure insulator region.
N-source and N-drain regions are formed along opposing sides of the N-device gate, extending to the channel region.
P-source and P-drain regions are formed along opposing sides of the P-device gate, extending to the channel region



Related patents
  SiC/111-V-nitride heterostructures on SiC/SiO.sub.2 /Si for optoelectronic devices
These problems and needs will be met in accordance with a preferred embodiment of the invention by converting 100% of a 100-500 .ANG. layer of Si of a silicon-on-...
  Separation of thin films from transparent substrates by selective optical processing
The invention may be summarized as a method of transferring a crystalline film from a growth substrate to an acceptor substrate. The film of one composition is grown on ...
  Apparatus comprising refractive means for elections
OF SOME EXEMPLARY EMBODIMENTS Before describing some currently preferred embodiments we will derive expressions describing the effect of a potential step on the ...
  Nonvolatile ferroelectric memory and a method of manufacturing the same
Therefore, the present invention is directed to solve the problems of the conventional FRAM and is to provide a nonvolatile ferroelectric memory device having SWL ...
  Filamentary electron-emission device having self-aligned gate or/and lower conductive/resistive region
What is claimed is: 1. A structure comprising: a substrate for providing structural support; a lower electrically conductive region comprising a group of generally ...
  Methods of forming materials within openings, and method of forming isolation regions
In one aspect, the invention encompasses a method of forming a material within an opening. An etch-stop layer is formed over a substrate. The etch-stop layer has an ...
  PROCESS FOR FORMING THIN GATE OXIDE WITH ENHANCED RELIABILITY BY NITRIDATION OF UPPER SURFACE OF GATE OF OXIDE TO FORM BARRIER OF NITROGEN ATOMS IN UPPER SURFACE REGION OF GATE OXIDE, AND RESULTING PRODUCT
The invention comprises a process for inhibiting the passage of dopant from a thin polysilicon gate electrode into a thin gate oxide beneath the gate electrode, and ...
  Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of a semiconductor device
An object of the invention is to provide a process for forming a layer of polycrystalline silicon having both p-type and n-type conductivity using a single mask step. T...
  Method for suppressing boron penetration in PMOS with nitridized polysilicon gate
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, a preferred embodiment according to the present invention includes the following steps: 1) in a condition that rates of ...
  Selective diffusion process for forming both n-type and p-type gates with a single masking step
In accordance with this invention, both first and second conductivity type regions are formed in a single layer of polysilicon using a single masking step. In one ...

0.054

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved