Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Quantum Computing Methods-for-forming-nitrogen-rich-regions-in-a-floating-gate-and-interpoly-dielectric-layer-in-a-non-volatile-semiconductor-memory-device

 Semiconductor device for minimizing diffusion of conductivity enhancing impurities from one region of a polysilicon layer to another
OF THE PREFERRED EMBODIMENTS This disclosure of the invention is submitted in furtherance of the ...


 Electro-optical device constructed with thin film transistors
An object of the present invention is to overcome the six problems mentioned above by taking ...


 Contact structure of an interconnection layer for a semiconductor device and a multilayer interconnection SRAM
One object of the present invention is to provide an interconnection structure which enhances ...


 Catalyst for the diminution of automobile exhaust gases
What is claimed is: 1. A process for producing a catalyst for the removal of carbon monoxide and ...


 Slurry phase syngas process
I claim: 1. A process for converting carbon monoxide and hydrogen to hydrocarbons which comprises ...


 Atomic scale electronic switch
I claim: 1. An electronic switch comprising: (a) a plurality of terminals permanently fixed with ...


 Method of making planarized, self-aligned bipolar integrated circuits
The present invention is a method of making a bipolar integrated circuit structure in a ...


 Self-aligned channel stop for trench-isolated island
In accordance with the present invention, the need to provide a separation region between the ...


 Pallet disassembling method and apparatus
We claim: 1. A method for disassembling cargo carrying pallets which are constructed of a plurality ...


 Method of bonding silicon wafers at temperatures below 500 degrees centigrade for sensor applications
In general, the invention includes a process for silicon wafer-to-wafer bonding at temperatures ...


 Methods for forming nitrogen-rich regions in a floating gate and interpoly dielectric layer in a non-volatile semiconductor memory device

Details
Inventors: Ramsbey, Mark T.; Chan, Vei-Han; Haddad, Sameer; Chang, Chi; Sun, Yu; Yu, Raymond;
Assignee: Advanced Micro Devices, Inc. (Sunnyvale, CA)
Primary Examiner: Bowers; Charles
Assistant Examiner: Chen; Jack
Attorney, Agent or Firm:

Methods are provided for significantly reducing electron trapping in semiconductor devices having a floating gate and an overlying dielectric layer. The methods form a nitrogen-rich region within the floating gate near the interface to an overlying dielectric layer. The methods include selectively introducing nitrogen into the floating gate prior to forming the overlying dielectric layer. This forms an initial nitrogen concentration profile within the floating gate. An initial portion of the overlying dielectric layer is then formed of a high temperature oxide (HTO). The temperature within the floating gate is purposely raised to an adequately high temperature to cause the initial nitrogen concentration profile to change due to the migration of the majority of the nitrogen towards the interface with the overlying dielectric layer and an interface with an underlying layer. Consequently, the floating gate is left with a first nitrogen-rich region near the interface to the overlying dielectric layer and a second nitrogen-rich region near the interface to the underlying layer. The first nitrogen-rich region has been found to reduce electron trapping within the floating gate, which could lead to false programming of the floating gate. Unlike a conventional thermally grown oxide film, the high temperature oxide film within the interpoly dielectric layer advantageously prevents the surface of the floating gate from becoming too granular. As such, the resulting interpoly dielectric layer, which typically includes several films, can be formed more evenly.

DETAILED DESCRIPTION These needs and others are met by the present invention, which in accordance with certain aspects, provides methods for fabricating semiconductor devices that effectively reduce the potential for electron trapping in a polysilicon or amorphous silicon feature in a semiconductor device by advantageously employing a nitrogen-rich region within the feature near the interface between the feature and an overlying dielectric layer.
Because the nitrogen-rich region significantly reduces the electron-trap density near this interface, the resulting semiconductor device is much less likely to be falsely programmed or otherwise significantly affected due to the subsequent release of trapped electrons.
In accordance with still further aspects of the present invention, improved fabrication techniques are employed to produce a high quality dielectric layer over the feature.
Thus, in accordance with certain embodiments of the present invention a method for forming a semiconductor device is provided.
The method includes forming a first dielectric layer, forming a first gate on the first dielectric layer, introducing nitrogen into the first gate, forming at least a portion of a second dielectric layer on the first gate with a high temperature oxide (HTO), and forming a first nitrogen-rich region within the first gate and substantially adjacent to the first dielectric layer, and a second nitrogen-rich region within the first gate and substantially adjacent the second dielectric layer.
In certain embodiments, the first gate includes either polysilicon and/or amorphous silicon.
In accordance with certain further embodiments of the present invention, the step of introducing nitrogen into the first gate includes implanting nitrogen ions into the first gate, the implanted nitrogen ions forming a first nitrogen concentration profile within the first layer, and the step of forming the first and second nitrogen-rich regions includes causing the first nitrogen concentration profile to be altered to form a second nitrogen concentration profile within the first gate



Related patents
  Nitrogen implanted polysilicon gate for MOSFET gate oxide hardening
The present invention provides a method for hardening of gate oxide without forming low boron concentration regions in polysilicon at the gate oxide-polysilicon ...
  Polysilicon back-gated SOI MOSFET for dynamic threshold voltage control
The present invention is directed to a SOI MOSFET device that includes a dynamic threshold voltage control scheme, which is suitable for both high-performance, i.e., ...
  Heating method of semiconductor wafer
With the foregoing in view, the present invention has as its object the provision of a heating method of a semiconductor wafer which method permits to achieve a ...
  Inverted-design optical microscope
In view of the above mentioned circumstances, a primary object of the present invention is to provide an inverted-design optical microscope simple in the formation and ...
  Semiconductor laser
One object of the present invention is to provide a semiconductor laser having a higher efficiency and a lower threshold current than conventional semiconductor lasers. I...
  Laser surface treatment method and apparatus for practicing same
An object of the present invention is to provide a surface treatment method capable of treating an object surface so that the surface is provided with high anisotropy, ...
  Sun heat radiation sensor
An aim of the present invention is to provide a relatively cheap device capable of measuring the heat or infrared radiation received from the sun. Typically, but not ...
  Photochromic naphthopyrans
OF THE INVENTION In recent years, photochromic plastic materials, particularly plastic materials for optical applications, have been the subject of considerable ...
  UV-A, UV-B discrimination sensor
In summarizing the present invention, a first aspect of the present invention relates to a UV-A, UV-B discriminating sensor and which is characterized in the provision ...
  Thin film transistor
It is therefore an object of the present invention to provide a thin film transistor which is free from the above-mentioned defects of the prior art. According to the ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved