Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Quantum Computing Process-for-forming-a-buried-drain-or-collector-region-in-monolithic-semiconductor-devices

 Photosensitive resin composition containing pullulan or esters thereof
What is claimed is: 1. A photosensitive resin composition comprising 30 to 90 parts by weight of at ...


 Acyl benzyl ethers
What is claimed is: 1. A compound of the formula ##SPC4## where R.sub.1 and R.sub.2 each ...


 Photographic supports and elements utilizing photobleachable omicron-nitroarylidene dyes
I claim: 1. A process for preparing a photographic image which comprises imagewise exposing to ...


 Photo-imaging utilizing alkali-activated photopolymerizable compositions
What is claimed is: 1. The method of forming a polymeric image which comprises: a. providing photo-...


 Photopolymerizable compounds and compositions comprising the product of the reaction of a monomeric ester and a polycarboxy-substituted benzophenone
What is claimed is: 1. A photopolymerizable compound comprising the product of the reaction of (1) ...


 Stabilization of photosensitive recording material
We claim: 1. A recording process including image stabilization comprising the steps of: 1. image-...


 Photopolymerization using an alpha-aminoacetophenone
I claim as my invention: 1. In a process for the photopolymerization of a polymerizable monomer ...


 Substituted (4-carboxyphenoxy) phenyl alkane compounds
We claim: 1. A compound of the formula: ##STR34## wherein R.sub.1 is a C.sub.1 to C.sub.7 alkyl ...


 Method for desensitization of a color developer
OF THE INVENTION According to the process of this invention, drying at the time of desensitization ...


 Polymerizable esters
I claim: 1. An ester as a composition of matter, which is soluble in an aqueous solution of a base ...


 Process for forming a buried drain or collector region in monolithic semiconductor devices

Details
Inventors: Zambrano, Raffaele;
Assignee: SGS Thomson Microelectronics, S.r.l. (Agrate Brianza, IT)
Primary Examiner: Chaudhuri; Olik
Assistant Examiner: Pham; Long
Attorney, Agent or Firm:

The invention relates to a process for forming a buried drain or collector region in monolithic semiconductor devices comprising an integrated control circuit and one or more power transistors with vertical current flow integrated in the same chip. The process allows optimization of the current-carrying capacity and the series drain resistance of the power stage and operating voltage by the implantation of a buried gate region in a first epitaxial layer after the formation of said epitaxial layer. These buried gate regions high dopant concentrations where the dopants have low diffusion coefficients. These low diffusive dopants permit more accurate and form defined buried gate regions than current formation techniques utilizing formation of buried gate regions implemented in the substrate where these gate regions contain highly diffusive dopants.

DETAILED DESCRIPTION The process in accordance with the invention aims at overcoming the above drawbacks.
A first innovative process embodiment comprises the following steps: growing on a substrate having a first type of conductivity a first epitaxial layer having the same type of conductivity; forming in said first epitaxial layer at least one region with high concentration of dopant of the same type of conductivity as the substrate and low diffusion coefficient and which joins with said substrate and is designed to constitute the buried drain or collector region of the power transistor.
In accordance with other versions the process in accordance with the invention is characterized in that it comprises the following steps: growing on a substrate of a first type of conductivity a first epitaxial layer having conductivity of the same or opposite type; forming in said first epitaxial layer at least one region with high concentration of a dopant of the same type of conductivity as the substrate and high diffusion coefficient and which joins with said substrate and is designed to constitute the buried drain or collector region of the power transistor.



Related patents
  Golf ball
OF THE INVENTION The present invention is directed to improved core construction and several methods for improving core construction. Broadly, the golf ball core of the ...
  Optoelectronic switching and display device with porous silicon
It is a principal object of the present invention to overcome the above shortcomings by providing a solid state optoelectronic switching and display device for high ...
  Method of forming porous silicon
It is an object of the present invention to provide a process for manufacturing porous silicon having a high degree of uniformity. Another object of the invention is to ...
  Lightweight neutron detector
What is claimed is: 1. In a neutron detector including a metallic encasement containing a neutron detecting gas and further including a moderator material disposed on ...
  Method of forming a salicided self-aligned metal oxide semiconductor device using a disposable silicon nitride spacer
A method of fabricating a SALICIDED complementary metal oxide semiconductor utilizing a very thin oxide spacer and a disposable nitride layer is disclosed. The method of ...
  Method of fabricating semiconductor devices and integrated circuits using sidewall spacer technology
In accordance with one aspect of the invention, the base layer of sidewall spacer of a semiconductor device or integrated circuit comprises a composite multi-layered ...
  Structure and method for manufacturing improved FETs having T-shaped gates
In view of the above, the invention is to provide a structure and method for manufacturing improved FETs having T-shaped gates which not only decrease the parasitic ...
  Method of fabricating a self-aligned silicide MOSFET
It is therefore an object of the invention to provide a reverse T-gate MOSFET device. The T-gate device possesses a wide, shallow junction to protect the device from the ...
  Partial silicidation method to form shallow source/drain junctions
This invention relates generally to semiconductor technology and more particularly to the formation of silicided electrodes in active semiconductor devices, such as MOS ...
  Photopolymerization co-initiator systems
What is claimed is: 1. A photopolymerization co-initiator system which consists essentially of (a) about 1-30 parts of at least one compound having the formula ##SPC3## ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved