Capacitive DAC to filter interface circuit |
| An object of the present invention is to provide an interface circuit for coupling a capacitive DAC ... |
|
Fail-safe alarm circuit |
| In the present invention, a device which allows current to flow in only one direction, such as a ... |
|
Signal converter |
| What is claimed is: 1. A uniformalized digital-to-analog converter, comprising in combination: a ... |
|
Surface-mounted single package data acquistition system |
| OF THE INVENTION Referring now to FIG. 1, a block diagram is shown illustrating a preferred ... |
|
Double integration, delta-sigma, analog-digital coder |
| The object of the present invention is to obviate these disadvantages and more particularly to ... |
|
Radar altimeter |
| The present radar altimeter works in the C-band in accordance with the so-called frequency ... |
|
Dynamic zero offset compensating circuit for A/D converter |
| Having thus described by invention, what is claimed as new, and desired to be secured by Letters P... |
|
Method of coating metal substrates |
| We claim: 1. In a method of coating a ferrous metal substrate, the steps of applying to said ... |
|
Cook-in film containing a blend of ionomer and elastomer |
| Having thus described the invention, what we claim as new and desire to be secured by Letters P... |
|
Method for producing analog-to-digital conversions |
| This invention features a novel method and associated circuitry for converting an analog value in a ... |
|
|
High frequency high resolution quantizer
| Details |
Inventors: Taddiken, Albert H.;
Assignee: Texas Instruments Incorporated (Dallas, TX)
Primary Examiner: Young; Brian K.
Assistant Examiner:
Attorney, Agent or Firm: Swayze, Jr.; W. Daniel, Brady, III; W. James, Donaldson; Richard L.
A quantizer (20) includes a series of folding amplifiers (22) coupled by a binary weighted resistor ladder (44, 46, 48, 50). Each folding amplifier (22) includes resonant tunneling diodes (34, 36, 38, 40) to control switching of a transistor (32). The output of the folding amplifier (22), as determined by the switching state of the transistor (32), is compared to a reference voltage (V.sub.REF) by a comparator (42). The comparator (42) determines the correct output state of the folding amplifier (22) and generates a digital output signal (V.sub.01) representing a bit of the digital output. The binary weighted resistor ladder successively reduces the input swing received by each folding amplifier to provide fewer and fewer switching transitions at each successive folding amplifier to create the more significant bits of the digital output. |
|
DETAILED DESCRIPTION In accordance with the present invention, a high frequency high resolution quantizer is provided which substantially eliminates or reduces disadvantages and problems associated with prior quantizers within conventional analog to digital converters. The present invention includes a number of multi-level folding amplifiers that receive an analog input signal and generate corresponding digital output signals. Each amplifier corresponds to a separate bit for the desired bit resolution of the digital output. Each amplifier has a number of resonant tunneling diodes controlling the switching of transistors connected to the digital output signals. Only one comparator per digital output signal is needed to monitor the switching transitions of the transistors. The outputs of the comparators are an inverted Gray code representation of the analog input signal. The quantizer of the present invention provides for various technical advantages over quantizers within the prior art. For example, one technical advantage is in overcoming input current and clocking limitations for increased bit resolutions. Another technical advantage is in decreasing the number of components required for quantizer operation. Other technical advantages are readily apparent to one skilled in the art from the following descriptions, figures, and claims.
|
|