Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Semiconductor manufacture Method-of-making-self-aligned-remote-polysilicon-contacts

 ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...


 Method for forming a MOSFET with substrate source contact
Accordingly, it is an object of the present invention to provide an improved means and method for MO...


 Integrable MOS and IGBT devices having trench gate structure
OF ILLUSTRATIVE EMBODIMENTS FIG. 3 is a section view of a power MOSFET device in accordance with ...


 Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current
I claim: 1. A trench MOSFET comprising: (a) at least one pedestal, that functions as a vertically-...


 Insulated gate static induction transistor and integrated circuit including same
Therefore, an object of the present invention is to provide an insulated-gate static induction ...


 Mask surrogate semiconductor process employing dopant-opaque region
A general object of the present invention, therefore, is to provide a novel manufacturing procedure ...


 High speed, low gate/drain capacitance DMOS device
It is a purpose of the present invention to provide a new and improved method of producing high ...


 Method for the preparation of a pattern overlay accuracy-measuring mark
Therefore, it is an object of the present invention to overcome the above problems encountered in ...


 Power insulated-gate transistor having three terminals and a manufacturing method thereof
OF THE PREFERRED EMBODIMENTS FIGS. 2 illustrates the structure of an insulated-gate transistor in ...


 High-voltage transistor and manufacturing method therefor
Therefore, it is an object of the present invention to provide a high-voltage transistor which can ...


 Method of making self-aligned remote polysilicon contacts

Details
Inventors: Pasch, Nicholas F.; Kapoor, Ashok; Schinella, Richard D.;
Assignee: LSI Logic Corporation (Milpitas, CA)
Primary Examiner: Quach; T. N.
Assistant Examiner:
Attorney, Agent or Firm: Oppenheimer Poms Smith

Remote electrical contacts for a semiconductor are produced by depositing a polysilicon layer over the entire surface of a semiconductor device and removing a portion of the polysilicon layer by chemi-mechanical polishing. The resulting structure is thereby provided with electrically isolated areas of polysilicon which constitute remote electrical contacts for the semiconductor device. The polysilicon layer or the isolated areas of polysilicon can be salicided to provide very low resistivity. Either the polysilicon layer or the salicide layer can be subjected to ion implantation to provide LDD regions.

DETAILED DESCRIPTION In accordance with the present invention, shallow source and drain contacts are produced by the steps of (1) depositing a polysilicon layer over the entire surface of a semiconductor device having source and drain regions, a gate, and oxide spacers which may also contain LDD regions, and (2) chemi-mechanically polishing the resulting polysilicon layer, the gate, and the oxide spacers to remove a portion of the polysilicon layer, along with portions of the gate, and the oxide spacers.
By applying a polysilicon layer overall and then using chemi-mechanical polishing to remove polysilicon from areas on the surface of the transistor where it is undesired, such as from the gate and oxide spacers, the polysilicon layer is converted into two or more remote contacts.
Chemi-mechanical polishing also reduces the thickness of the polysilicon remaining on the surface of the transistor.
The net result is the provision of ultra-shallow polysilicon contacts electrically isolated from one another.
Since the polysilicon can be removed with any desired degree of precision by chemi-mechanical polishing, the problems associated with photolithographic processes are no longer present.
As noted above photolithographic processing does not provide a sufficiently high degree of precision to provide the structures having sufficiently small dimensions.
The present invention in effect achieves automatic alignment of ultra-shallow electrical contact regions with source and drain regions without adversely affecting the electrical isolation achieved by use of oxide spacers.



Related patents
  Self-aligned MOSFET gate/source/drain salicide formation
The present invention provides a method of fabricating a MOSFET device structure in a silicon substrate. The MOSFET device structure includes planarized trench isolation ...
  Raised source/drain using recess etch of polysilicon
Accordingly, it is a primary object of the present invention to provide a preferred process for making logic devices with raised source/drain junctions using recess etch ...
  Method of producing a metal oxide semiconductor device with raised source/drain
There is a need for a method of making a semiconductor device with raised source/drain structure, in a readily manufacturable process that is cost effective. This and ...
  Method for forming shallow source/drain extension for MOS transistor
OF THE INVENTION". BRIEF DESCRIPTION OF DRAWINGS FIG. 1 is a schematic diagram of a semiconductor device made according to the present invention, shown in combination ...
  Laser texturing
The present invention is directed to providing a contactless technique for imparting a texture to a surface by promoting a chemical etching reaction between a gaseous ...
  Trenched DMOS transistor with buried layer for reduced on-resistance and ruggedness
FIG. 2 shows a trenched DMOS transistor structure in accordance with the present invention. The substrate (drain) region 10 is in the lower portion of the semiconductor ...
  Semiconductor device and power converter using same
The semiconductor device according to the present invention has a pair of main surfaces. On one main surface side, the surface of a first semiconductor region of a first ...
  Self-aligned channel stop for trench-isolated island
In accordance with the present invention, the need to provide a separation region between the trench and a device region within the island, which results in an unwanted ...
  DMOS power transistors with reduced number of contacts using integrated body-source connections
In accordance with the present invention, two topologically different microcells are provided. Each of these microcells is designed to reduce the total number of ...
  Trench depletion MOSFET
The present invention is a trench power MOSFET with a unique structure which overcomes the above-noted deficiencies of the prior art. Advantageously, the present ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved