Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Semiconductor manufacture Self-aligned-channel-stop-for-trench-isolated-island

 Power insulated-gate transistor having three terminals and a manufacturing method thereof
OF THE PREFERRED EMBODIMENTS FIGS. 2 illustrates the structure of an insulated-gate transistor in ...


 High-voltage transistor and manufacturing method therefor
Therefore, it is an object of the present invention to provide a high-voltage transistor which can ...


 Inelastic, heat-elasticizable sheet material for diapers
In FIG. 1, heat-shrinkable composite 10 comprises a plurality of parallel elastomeric strands, ...


 Disposable diaper with a repositionable tape tab fastener
According to the present invention, a disposable diaper is provided which has a pressure-sensitive ...


 Cryoenucleation tool
I claim: 1. Apparatus for cryoenucleating a tumor of the eye comprising: a spoon of thermally ...


 Method of applying a male incontinence device
Applicant's invention is an apparatus including a sheath made of an extremely thin, flexible ...


 Waste-gas suppressor for internal-combustion engines
What I claim is: 1. A water-gas suppressor for internal-combustion engines, the latter including a ...


 Internal combustion engine magneto-type ignition system with electronically controlled spark advance
We claim: 1. Internal combustion engine ignition system having a magneto generator (10) having a ...


 Device fabrication by X-ray lithography utilizing stable boron nitride mask
Hydrogen-containing (or hydrogenated) boron nitride of the type priorly used to form mask ...


 Metal processing composition
What is claimed is: 1. A metal processing composition which comprises a water-soluble cationic ...


 Self-aligned channel stop for trench-isolated island

Details
Inventors: Beasom, James D.;
Assignee: Harris Corporation (Melbourne, FL)
Primary Examiner: Larkins; William D.
Assistant Examiner:
Attorney, Agent or Firm: Evenson, Wands, Edwards, Lenahan & McKeown

A channel stop is self-aligned with a trench sidewall of a trench-isolated semiconductor architecture, so that there is no alignment tolerance between the stop and the trench wall. An initial masking layer, through which the trench pattern is to be formed in a semiconductor island layer, is used as a doping mask for introducing a channel stop dopant into a surface portion of the semiconductor layer where the trench is to be formed. The lateral diffusion of the dopant beneath the oxide and adjacent to the trench aperture defines the eventual size of the channel stop. The semiconductor layer is then anisotropically etched to form a trench to a prescribed depth, usually intersecting the underlying semiconductor substrate. Because the etch goes through only a portion of the channel stop diffusion, leaving that portion which has laterally diffused beneath the oxide mask, the channel stop is self-aligned with the sidewall of the trench. The trench may be then oxidized and filled with polysilicon material to complete the trench isolation process. The width of the stop is controlled by lateral diffusion, which can be smaller than the width of a line defined by a mask, since that width is the minimum mask width plus twice the lateral diffusion of the layer defined by the mask.

DETAILED DESCRIPTION In accordance with the present invention, the need to provide a separation region between the trench and a device region within the island, which results in an unwanted increase in occupation area, is obviated by channel stop formation technique through which the stop is self-aligned with the trench sidewall, so that there is no alignment tolerance between the stop and the trench wall.
Moreover, the width of the stop is controlled by lateral diffusion, which can be smaller than the width of a line defined by a mask, since that width is the minimum mask width plus twice the lateral diffusion of the layer defined by the mask.
In accordance with the present invention, an initial masking layer, e.
g.
oxide, through which the trench pattern is to be formed in the semiconductor island layer, is used as a doping mask for introducing a channel stop dopant into a surface portion of the semiconductor layer where the trench is to be formed.
The lateral diffusion of the dopant beneath the oxide and adjacent to the trench aperture defines the eventual size of the channel stop, such that its lateral dimension is less than its depth, since an inherent characteristic of such lateral diffusion is that the dimension of the lateral diffusion beneath the mask is less than the diffusion depth into the semiconductor layer exposed by the mask aperture.
The semiconductor layer is then anisotropically etched to form a trench to a prescribed depth, usually intersecting the underlying semiconductor substrate.
Because the etch goes through only a portion of the channel stop diffusion, leaving that portion which has laterally diffused beneath the oxide mask, the channel stop is self-aligned with the sidewall of the trench.
The trench may be then oxidized and filled with polysilicon material to complete the trench isolation process.



Related patents
  DMOS power transistors with reduced number of contacts using integrated body-source connections
In accordance with the present invention, two topologically different microcells are provided. Each of these microcells is designed to reduce the total number of ...
  Trench depletion MOSFET
The present invention is a trench power MOSFET with a unique structure which overcomes the above-noted deficiencies of the prior art. Advantageously, the present ...
  ***WITHDRAWN PATENT AS PER THE LATEST USPTO WITHDRAWN LIST*** *** NO IMAGES AVAILABLE***
Description:...
  Method for forming a MOSFET with substrate source contact
Accordingly, it is an object of the present invention to provide an improved means and method for MOSFETS having a back-side source contact. It is a further object to ...
  Integrable MOS and IGBT devices having trench gate structure
OF ILLUSTRATIVE EMBODIMENTS FIG. 3 is a section view of a power MOSFET device in accordance with one embodiment of the invention, and FIG. 4 is a section view of an IGBT...
  Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current
I claim: 1. A trench MOSFET comprising: (a) at least one pedestal, that functions as a vertically-oriented body region, doped with a first conductivity type of dopant, ...
  Insulated gate static induction transistor and integrated circuit including same
Therefore, an object of the present invention is to provide an insulated-gate static induction transistor which can operate in the enhancement mode or the enhancement/...
  Mask surrogate semiconductor process employing dopant-opaque region
A general object of the present invention, therefore, is to provide a novel manufacturing procedure which is capable of reducing substantially the percentage likelihood ...
  High speed, low gate/drain capacitance DMOS device
It is a purpose of the present invention to provide a new and improved method of producing high speed, low gate/drain capacitance DMOS devices. It is a further purpose ...
  Method for the preparation of a pattern overlay accuracy-measuring mark
Therefore, it is an object of the present invention to overcome the above problems encountered in the prior art method of this type and to provide a method for the ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved