Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Semiconductor manufacture Semiconductor-device-including-plateless-package-fabrication-method

 Method of manufacturing a semiconductor device having interconnetion patterns
One object of the present invention is to form a very minute interconnection pattern having line ...


 Photoconductive layer having hydrophilic and hydrophobic moieties
An object of the present invention is to provide a photosensitive member, in particular, an ...


 Immunoassay for CK-MB using bound and soluble antibodies
I claim: 1. An immunoinhibition assay for CK-MB comprising the steps of: (a) forming a first ...


 Layer of metallomacrocyclic polymer on substrate
We claim: 1. A layer element which comprises a base having a hydrophobic surface and, applied on ...


 Immunoassay device for continuous monitoring
In accordance with the present invention, there is provided a device for detecting the presence of ...


 Lyophilized ligand-receptor complexes for assays and sensors
Accordingly, it is one object of the present invention to provide novel ligand-receptor complexes ...


 Erasable optical memory and method
The present invention seeks to provide a novel optical memory system, and associated fabrication ...


 Method for the particularly sensitive detection of nucleic acids
We claim: 1. A method of detecting a target nucleic acid A, comprising: a) hybridizing the target ...


 Sensitive immunoassays utilizing antibody conjugates with replicable DNA templates
Aspects of this invention revolve around antibody-variant DNA conjugates that are immunoassay ...


 Analyte detection assay and methods of use
OF THE PREFERRED EMBODIMENTS In a preferred aspect of this invention, the invention relates to a ...


 Semiconductor device including plateless package fabrication method

Details
Inventors: Olsen, Dennis R.; Spanjer, Keith G.;
Assignee: Motorola Inc. (Schaumburg, IL)
Primary Examiner: Hearn; Brian E.
Assistant Examiner: Quach; Tuan
Attorney, Agent or Firm: Fisher; John A., Warren; Raymond J.

A semiconductor device including a metallurgically compatible unplated package is provided. The package includes a plateless copper alloy die mount area to which a semiconductor die is attached. The semiconductor die is metallized on its mounting surface to provide electrical contact. A metallic solder which is compatible with both the copper alloy and the die metallization joins the die to the die mount area. The package further includes a plateless copper alloy lead portion which is physically joined to the die mount area. The top surface of the semiconductor die is provided with a patterned metallization making electrical contact to selected portions of the die. Electrical contact is made between the top surface die metallization and the lead portion of the package by ultrasonically bonded copper ribbon. The die and interconnecting ribbon is then enclosed by an epoxy encapsulant or by a welded metal cover.

DETAILED DESCRIPTION The foregoing and other objects and advantages are achieved in the present invention through the use of a semiconductor die contacted by compatible metal systems in combination with unplated package members.
In one embodiment of the invention the semiconductor device includes a semiconductor die metallized on its first surface and attached to an unplated copper alloy die mount portion of the package using a solder composition metallurgically compatible with both the die metallization and the copper alloy package portion.
A copper ribbon is bonded between and electrically interconnects an unplated copper alloy lead portion of the package and a metallization layer patterned on a second surface of the semiconductor die.
The copper ribbon is metallurgically compatible with the lead portion and the patterned metallization layer.
The die and interconnecting ribbon are encapsulated to provide mechanical and ambient protection.



Related patents
  Stress insensitive integrated circuit
Accordingly, it is an object of this invention to provide an improved integrated circuit structure in which changes in circuit performance induced by mechanical stresses ...
  Hall-type transducing device
In designing a Hall-type transducer to operate in conjunction with a comparatively small, ferrite-composite magnet, between "ON" and "OFF" states over a wide range of ...
  Topography for integrated circuit operational amplifier having low impedance input for current feedback
Accordingly, it is an object of the invention to provide an integrated circuit chip topography for a high speed amplifier with a low impedance input to allow use of ...
  Operational amplifier with stabilized DC operations
Embodiment 1 FIG. 1 shows a first embodiment of a CMOS operational amplifier according to our invention, in which parts the same as those in FIG. 8 have the same ...
  Low power digital CMOS compatible bandgap reference
The following description of the invention will often refer to exact numerical values used in analyzing the invention. This is done solely to demonstrate the advantages ...
  Touchpad providing screen cursor/pointer movement control
What is claimed is: 1. A capacitance touchpad for determining user-authorization of a device having a display screen, followed by providing an electrical output signal ...
  High-speed on-chip windowed centroiding using photodiode-based CMOS imager
The present disclosure describes an on-focal plane centroid computation circuit that is compatible and integrated with CMOS imagers implemented in conventional or ...
  Low-cost circuit board materials and processes for area array electrical interconnections over a large area between a device and the circuit board
One embodiment of the present invention is an electronic device and coupled flexible circuit board. The electronic device is coupled to the flexible circuit board by a ...
  Parallel SELEX.TM.
OF THE INVENTION The Parallel SELEX.TM. process provides product libraries which are formed by combining a pool of first chemical reactants coupled to a nucleic acid ...
  Method of making a magnetoelectronic device
An object of the present invention therefore is to provide an improved architecture for a hybrid Hall Effect device to be used as a memory cell in a memory array. A ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved