Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Semiconductor manufacture Silicon-metallographic-etch

 Method of making a magnetoelectronic device
An object of the present invention therefore is to provide an improved architecture for a hybrid H...


 Method of manufacturing a semiconductor device having interconnetion patterns
One object of the present invention is to form a very minute interconnection pattern having line ...


 Photoconductive layer having hydrophilic and hydrophobic moieties
An object of the present invention is to provide a photosensitive member, in particular, an ...


 Immunoassay for CK-MB using bound and soluble antibodies
I claim: 1. An immunoinhibition assay for CK-MB comprising the steps of: (a) forming a first ...


 Layer of metallomacrocyclic polymer on substrate
We claim: 1. A layer element which comprises a base having a hydrophobic surface and, applied on ...


 Immunoassay device for continuous monitoring
In accordance with the present invention, there is provided a device for detecting the presence of ...


 Lyophilized ligand-receptor complexes for assays and sensors
Accordingly, it is one object of the present invention to provide novel ligand-receptor complexes ...


 Erasable optical memory and method
The present invention seeks to provide a novel optical memory system, and associated fabrication ...


 Method for the particularly sensitive detection of nucleic acids
We claim: 1. A method of detecting a target nucleic acid A, comprising: a) hybridizing the target ...


 Sensitive immunoassays utilizing antibody conjugates with replicable DNA templates
Aspects of this invention revolve around antibody-variant DNA conjugates that are immunoassay ...


 Silicon metallographic etch

Details
Inventors: Estreicher, Isabelle E.; Price, James B.;
Assignee: Motorola, Inc. (Chicago, IL)
Primary Examiner: Powell; William A.
Assistant Examiner: Massie; Jerome W.
Attorney, Agent or Firm: Clark; Lowell E.

A metallographic etch is disclosed which removes silicon at a very low rate. The removal of the silicon at a low rate means that the etch is highly controlled. Additional characteristics of the metallographic etch are that it is non-selective and it removes the silicon uniformly. Its special uses are related to an etch which is specially adapted for minimizing the Q.sub.ss charge on a silicon surface, as well as for removing work damage on wafers in which very shallow junction devices are to be formed.

DETAILED DESCRIPTION OF THE INVENTION Referring to FIG.
1 there is shown a graph showing the change in etch rate at two temperatures.
One being within the range of 23.
degree.
to 25.
degree.
C and the other being substantially at 0.
degree.
C.
Line A shows an etch rate for the etchant having a ratio of HNO.
sub.
3 to HF of 100:1.
This shows a steadily declining etch rate for the two temperatures.
Line B shows the etch rate for a HNO.
sub.
3 to HF ratio of 250:1.
Line C shows the etch rate for a ratio of HNO.
sub.
3 to HF of 500:1.
Line D shows the etch rate for an etchant having a ratio of 750:1 of HNO.
sub.
3 to HF.
The temperature of 23.
degree.
C typically represents room temperature which lies with the range of 23.
degree.
to 25.
degree.
C.
Referring to FIG.
2 there is shown a composition dependence of the metallographic etch at room temperature which is well fitted by equation (1): ##EQU1## Three different measurement techniques were used to establish the data shown in FIG.
2 for etch rates calculated during shallow etches of around 600 Angstroms, as well as with deep etches of around 50 microns.
The circles represent data taken from deep etches of greater than 30 microns.
The X represents data taken from shallow etches using a porfilometer to determine the depth of the etch.
The triangles represent unpatterned etches using shallow etches using weight losses to calculate the depth of the etch.
It is evident from the data shown in FIG.
2 that small errors in the preparation of the HNO.
sub.
3 --HF mixtures will alter the etch rate measurably.
The etch depth is given as Rt, where D = Rt.
D is the etch depth in microns, R is the etch rate in microns per minute and t is the etch duration in minutes.
The error in etch depth .
DELTA.
D, due to a fluctuation in etch rate .
DELTA.
R is given by the following equation: ##EQU2## where R.
sub.
0 and D.
sub.
0 are the assumed etch rate and depth.
The term (.
DELTA.
R/R.
sub.
0) may be calculated as a function of ##EQU3## with Equation 1.
Referring to FIG.
3, there can be seen the results of such computations



Related patents
  Semiconductor device including plateless package fabrication method
The foregoing and other objects and advantages are achieved in the present invention through the use of a semiconductor die contacted by compatible metal systems in ...
  Stress insensitive integrated circuit
Accordingly, it is an object of this invention to provide an improved integrated circuit structure in which changes in circuit performance induced by mechanical stresses ...
  Hall-type transducing device
In designing a Hall-type transducer to operate in conjunction with a comparatively small, ferrite-composite magnet, between "ON" and "OFF" states over a wide range of ...
  Topography for integrated circuit operational amplifier having low impedance input for current feedback
Accordingly, it is an object of the invention to provide an integrated circuit chip topography for a high speed amplifier with a low impedance input to allow use of ...
  Operational amplifier with stabilized DC operations
Embodiment 1 FIG. 1 shows a first embodiment of a CMOS operational amplifier according to our invention, in which parts the same as those in FIG. 8 have the same ...
  Low power digital CMOS compatible bandgap reference
The following description of the invention will often refer to exact numerical values used in analyzing the invention. This is done solely to demonstrate the advantages ...
  Touchpad providing screen cursor/pointer movement control
What is claimed is: 1. A capacitance touchpad for determining user-authorization of a device having a display screen, followed by providing an electrical output signal ...
  High-speed on-chip windowed centroiding using photodiode-based CMOS imager
The present disclosure describes an on-focal plane centroid computation circuit that is compatible and integrated with CMOS imagers implemented in conventional or ...
  Low-cost circuit board materials and processes for area array electrical interconnections over a large area between a device and the circuit board
One embodiment of the present invention is an electronic device and coupled flexible circuit board. The electronic device is coupled to the flexible circuit board by a ...
  Parallel SELEX.TM.
OF THE INVENTION The Parallel SELEX.TM. process provides product libraries which are formed by combining a pool of first chemical reactants coupled to a nucleic acid ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved