 PCM signal reproducing apparatus including error/erasure correction circuit |
| The object of the present invention is accomplished by providing a digital signal reproducing ... |
|
| Apparatus for retrieving and administrating moving pictures and related network system |
| An object of the present invention is to provide a moving picture administrating apparatus capable ... |
|
| Television system module with remote control code determination |
| The present invention is directed toward a modular unit adapted for use in conjunction with one or ... |
|
| Consumer interface for programming device |
| OF THE DRAWING FIG. 1 shows a Program Guide screen display produced, for example, by an RCA.RTM. DS... |
|
| System and method for grazing television channels from an electronic program guide |
| The present invention relates to a television system comprising in a guide mode an electronic ... |
|
| Electronic camera with microfluidic printer that prints scented images |
| An object of this invention is to provide an electronic camera with an integrated compact, low ... |
|
| Fiber optic channel extender interface method and apparatus |
| The present invention is a digital communication system which includes a cache for storing ... |
|
| Digital tone oscillator for certain exact frequencies and method for generating tones |
| These and other objects are achieved by the present invention which recognizes that the time code ... |
|
|
Circuit for detecting faults in horizontal sync pulse signals
| Details |
Inventors: Hoppe, Karl-Heinz;
Assignee: Robert Bosch GmbH (Stuttgart, DE)
Primary Examiner: Martin; John C.
Assistant Examiner:
Attorney, Agent or Firm: Frishauf, Holtz, Goodman & Woodward
To obtain a switching signal whenever a fault occurs in the synchronization signals of a video signal, a fault detection circuit has a counter which receives the signals to be tested at its clock input and reference signals at its control input. The reference signals have the same pulse frequency as the signals to be tested and are obtained from the signals to be tested by a change in keying ratio. The output of the counter is connected in its "clear" input and also, via a monostable flip-flop, to an input from an OR-gate. The other input of the OR-gate receives the reference signals via a diode and an RC-link. The desired switching signal is obtained at the output of the OR-gate. |
|
DETAILED DESCRIPTION I claim: 1.
Electrical circuit for detecting faults in a first sequence of pulse signals having a first keying ratio, said circuit including a counter (e) which has a clock input terminal (C) for applying pulse signals of said first sequence, a control input terminal (R) for applying a second sequence of pulse signals having the same pulse frequency as said first sequence and having a second keying ratio which is different from said first keying ratio, an output terminal corresponding to a predetermined count state and a clear terminal (CE) which is connected to said output terminal, a monostable flip-flop (9), an OR-gate (11) having a first OR input terminal, a second OR input terminal, and an OR output terminal, for producing a switching signal upon detection of a fault in said first pulse signals, the output terminal of said counter being connected by means of said flip-flop (9) to said first OR input terminal, an RC-link (7, 8), and a diode (6) for supplying to said RC-link (7, 8) said second sequence of pulse signals, said RC-link (7, 8) being connected to said second OR input terminal.
2.
Circuit of claim 1 including a bistable flip-flop (12) having a set input terminal (S) which is connected to said OR output terminal, having a clock input terminal (13), and having an output terminal (14) whereby, upon application of vertical synchronization pulse signals to said clock input terminal (13), a switching pulse voltage is produced at said output terminal (14) when a fault occurs in said first sequence of pulse signals.
3.
Circuit of claim 1 including a monostable flip-flop (4) for producing said second sequence of pulse signals from said first sequence of pulse signals.
4.
Circuit of claim 3 in which the time constant of said monostable flip-flop (4) is 75 percent of the pulse period of horizontal synchronization pulse signals in said first sequence of pulse signals.
5.
Circuit of claim 1 in which said predetermined count state of said counter is the count state 2
|
|
TV Signal 
